Digitala Vetenskapliga Arkivet

Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
High-Speed Frequency-Domain CDC Filters with Reconfigurable Filter Length
Linköping University, Department of Electrical Engineering, Electronics and Computer Engineering.
2026 (English)Independent thesis Advanced level (degree of Master (Two Years)), 28 HE creditsStudent thesis
Abstract [en]

To meet the requirements for real-time operation and flexibility in chromatic disper-sion compensation (CDC) for high-speed coherent optical communication systems, tra-ditional fixed-structure frequency-domain CDC filters suffer from limited adaptability aswell as high power and hardware cost. This thesis proposes a high-speed reconfigurable-length frequency-domain CDC filter architecture based on a cascaded structure consistingof a fixed 192-point P-FFT and a reconfigurable C-FFT in C = 2/4/8. Combined withoverlap-save streaming processing, the architecture enables real-time chromatic disper-sion compensation at a sampling rate of 60 GSa/s with 128-way parallel input. The workcompletes the RTL design and implementation of the reconfigurable data-routing unit,reconfigurable FFT, and compensation modules, and evaluates the hardware through syn-thesis and simulation in a 28-nm CMOS process at 0.70 V and 553 MHz. The resultsshow that the proposed architecture operates correctly, supports dynamic adjustment ofthe filter length without interrupting the data stream, and achieves significantly reducedreconfigurability overhead in high-parallelism modes. At C = 8 the additional poweroverhead relative to the fixed architecture is only 33.52%, while the proposed design alsoshows a clear area advantage. The architecture provides a practical solution that balanceshigh-speed processing capability, low power consumption, and reconfigurability for ASICdesign in high-speed coherent optical communication systems.

Place, publisher, year, edition, pages
2026. , p. 54
Keywords [en]
Reconfigurable FFT architecture, low-power hardware design, FPGA implementation, digital signal processing, fiber-optic dispersion compensation
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-225724OAI: oai:DiVA.org:liu-225724DiVA, id: diva2:2079820
Subject / course
Electrical Engineering
Presentation
2026-05-28, 15:15 (English)
Supervisors
Examiners
Available from: 2026-06-26 Created: 2026-06-25 Last updated: 2026-06-26Bibliographically approved

Open Access in DiVA

fulltext(1054 kB)35 downloads
File information
File name FULLTEXT01.pdfFile size 1054 kBChecksum SHA-512
44c07ef0dc766a93bb21343b3502277f98eef8f214d3e0948f27992878911e726aaa118d352de0e34c09cb54d821fc6ae5df503bc1d5f7c793dbed17281ba270
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Li, zhaoqi
By organisation
Electronics and Computer Engineering
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 344 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf