Digitala Vetenskapliga Arkivet

Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
A Lifetime-aware Mapping Algorithm to Extend MTTF of Networks-on-Chip
KTH, Skolan för elektroteknik och datavetenskap (EECS), Elektroteknik, Elektronik och inbyggda system, Integrerade komponenter och kretsar.ORCID-id: 0000-0001-7877-6712
Visa övriga samt affilieringar
2018 (Engelska)Ingår i: 2018 23rd Asia and South Pacific Design Automation Conference Proceedings (ASP-DAC), Institute of Electrical and Electronics Engineers (IEEE), 2018, s. 147-152Konferensbidrag, Publicerat paper (Refereegranskat)
Abstract [en]

Fast aging of components has become one of the major concerns in Systems-on-Chip with further scaling of the submicron technology. This problem accelerates when combined with improper working conditions such as unbalanced components' utilization. Considering the mapping algorithms in the Networks-on-Chip domain, some routers/links might be frequently selected for mapping while others are underutilized. Consequently, the highly utilized components may age faster than others which results in disconnecting the related cores from the network. To address this issue, we propose a mapping algorithm, called lifetime-aware neighborhood allocation (LaNA), that takes the aging of components into account when mapping applications. The proposed method is able to balance the wear-out of NoC components, and thus extending the service time of NoC. We model the lifetime as a resource consumed over time and accordingly define the lifetime budget metric. LaNA selects a suitable node for mapping which has the maximum lifetime budget. Experimental results show that the lifetime-aware mapping algorithm could improve the minimal MTTF of NoC around 72.2%, 58.3%, 46.6% and 48.2% as compared to NN, CoNA, WeNA and CASqA, respectively.

Ort, förlag, år, upplaga, sidor
Institute of Electrical and Electronics Engineers (IEEE), 2018. s. 147-152
Serie
Asia and South Pacific Design Automation Conference Proceedings, ISSN 2153-6961
Nyckelord [en]
many-core system, Network-on-Chip, mapping algorithm, lifetime reliability
Nationell ämneskategori
Annan teknik
Identifikatorer
URN: urn:nbn:se:kth:diva-225090DOI: 10.1109/ASPDAC.2018.8297297ISI: 000426987100024Scopus ID: 2-s2.0-85045333574ISBN: 978-1-5090-0602-1 (tryckt)OAI: oai:DiVA.org:kth-225090DiVA, id: diva2:1193960
Konferens
23rd Asia and South Pacific Design Automation Conference (ASP-DAC), JAN 22-25, 2018, Jeju, South Korea
Forskningsfinansiär
VINNOVA
Anmärkning

QC 20180328

Tillgänglig från: 2018-03-28 Skapad: 2018-03-28 Senast uppdaterad: 2022-09-13Bibliografiskt granskad

Open Access i DiVA

Fulltext saknas i DiVA

Övriga länkar

Förlagets fulltextScopus

Sök vidare i DiVA

Av författaren/redaktören
Ebrahimi, Masoumeh
Av organisationen
Integrerade komponenter och kretsar
Annan teknik

Sök vidare utanför DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetricpoäng

doi
isbn
urn-nbn
Totalt: 445 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf