Digitala Vetenskapliga Arkivet

Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Performance-Portable Optimization and Analysis of Multiple Right-Hand Sides in a Lattice QCD Solver
KTH, Skolan för elektroteknik och datavetenskap (EECS), Datavetenskap, Beräkningsvetenskap och beräkningsteknik (CST).ORCID-id: 0000-0003-3038-3586
Forschungszentrum Jülich GmbH, Jülich, Germany.
Forschungszentrum Jülich GmbH, Jülich, Germany.
University of Wuppertal, Wuppertal, Germany.
Vise andre og tillknytning
2025 (engelsk)Inngår i: Proceedings - 2025 IEEE 32nd International Conference on High Performance Computing, Data, and Analytics, HiPC 2025, Institute of Electrical and Electronics Engineers (IEEE) , 2025, s. 301-311Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

Managing the high computational cost of iterative solvers for sparse linear systems is a known challenge in scientific computing. Moreover, scientific applications often face memory bandwidth constraints, making it critical to optimize data locality and enhance the efficiency of data transport. We extend the lattice QCD solver DD-\alpha AMG to incorporate multiple right-hand sides (rhs) for both the Wilson-Dirac operator evaluation and the GMRES solver, with and without odd-even preconditioning. To optimize auto-vectorization, we introduce a flexible interface that supports various data layouts and implement a new data layout for better SIMD utilization. We evaluate our optimizations on both x86 and Arm clusters, demonstrating performance portability with similar speedups. A key contribution of this work is the performance analysis of our optimizations, which reveals the complexity introduced by architectural constraints and compiler behavior. Additionally, we explore different implementations leveraging a new matrix instruction set for Arm called SME and provide an early assessment of its potential benefits.

sted, utgiver, år, opplag, sider
Institute of Electrical and Electronics Engineers (IEEE) , 2025. s. 301-311
Emneord [en]
Lattice QCD, SME, multigrid solvers, performance portability
HSV kategori
Identifikatorer
URN: urn:nbn:se:kth:diva-385449DOI: 10.1109/HiPC66333.2025.00038ISI: 001792596500029Scopus ID: 2-s2.0-105036377100OAI: oai:DiVA.org:kth-385449DiVA, id: diva2:2086468
Konferanse
32nd Annual IEEE International Conference on High Performance Computing, Data, and Analytics, HiPC 2025, Hyderabad, India, December 17-20, 2025
Merknad

Part of ISBN 9798331566647

QC 20260714

Tilgjengelig fra: 2026-07-14 Laget: 2026-07-14 Sist oppdatert: 2026-07-14bibliografisk kontrollert

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekstScopus

Søk i DiVA

Av forfatter/redaktør
Long, ShitingPleiter, Dirk
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric

doi
urn-nbn
Totalt: 2 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf