Two-step continuous-time incremental sigma-delta ADC

S. Tao, S. Rodriguez and A. Rusu

A two-step continuous-time (CT) incremental sigma-delta (ΣΔ) ADC, which enhances the performance of conventional CT incremental ΣΔ ADCs, is proposed. By pipelining two second-order CT incremental ΣΔ ADCs, the proposed two-step architecture can achieve high resolution without sacrificing the conversion rate. Compared to other alternatives, the two-step CT incremental ΣΔ ADC exhibits the freedom of adjusting its accuracy and speed independently while features quite relaxed circuit specifications.

Introduction: Incremental sigma-delta (ΣΔ) ADCs, which reset their memory elements before each conversion, can offer sample-by-sample conversion as Nyquist-rate ADCs [1]. The feature of one-to-one mapping between input and output makes them suitable for processing multiplexed input signals. The ΣΔ ADC designs are dominated by discrete-time implementations. Nevertheless, continuous-time (CT) ΣΔ ADCs have been recently explored, taking advantage of the relaxed settling and bandwidth requirements when using CT loop filters (LFs). In literature, alternative solutions to first-order CT incremental ΣΔ ADCs have been proposed, e.g., the high-order topology [2] and the extended range (ER) [3] architecture. In this letter, a two-step CT ΣΔ ADC is proposed as a new alternative to extend the resolution. Compared to high-order topologies, it requires less coefficient scaling to maintain stability, which indicates better power efficiency. Compared to ER architectures, it induces no extra clock cycles for the second ADC, which avoids the resolution-speed tradeoff.

Proposed two-step CT ΣΔ ADC: Fig. 1 depicts the proposed ADC architecture together with its timing diagram. To handle multi-channel inputs, time-division multiplexing is performed for the input signals through a multiplexer (MUX). At the beginning of each conversion, one of the input channels is selected, sampled and held by SH2 for the entire conversion period TC. Then, two second-order CT ΣΔ ADCs are initially reset and then process the sample in a two-step pipelining fashion [4]: one for coarse conversion and the other for fine conversion.

During φ1, the CT ΣΔ modulator in the 1st step processes U(z) with an internal oversampling clock, MfS. At the end of this coarse conversion step, the most significant bits (MSBs), N1, are extracted by the digital filter. The modulator and digital filter are then reset, and an analog residue voltage Vref is sampled and held by SH2 with fs. During φ2, the sampled residue voltage Vref(M) is passed to the CT ΣΔ modulator in the 2nd step, and the least significant bits (LSBs), N2, are extracted and the modulator and digital filter are reset. By digitally combining the MSBs and LSBs from the two conversion steps, a resolution of N1 + N2 can be ideally achieved. Due to the two-step pipelining operation, the coarse conversion can start processing the next sample immediately after the fine conversion starts. The overall sampling rate of the two-step ADC is thus limited by M, which is determined by the resolution of a single conversion step.

The second-order CT ΣΔ modulator employed in each conversion step is shown in Fig.2. Since this modulator topology processes only the non-return-to-zero (NRZ) coding scheme is selected for the DAC considering the trade-off in timing error suppression and power consumption. The 2nd integrator’s output, X2, can be derived through time-domain analysis [1]. After M clock cycles, X2 can be expressed as:

\[ X_2(M) = b_1 c_2 M(M-1) u - a_1 c_1 c_2 \sum_{j=0}^{M-1} \sum_{i=0}^j z(i) \]  

where u is the amplitude of the input sample and z(i) = v(i) Vref is the DAC output at the end of the ith clock cycle. Here, v denotes the modulator output, and Vref denotes the DAC’s reference voltage. Since the input u is constant during each conversion, X2, expressed by (1), can be theoretically bounded between ±Vref [1]. The minimum number of clock cycles, M, required by a target resolution, Nmin, can be estimated as:

\[ M = 2^0.5 [N_{\text{min}} + \log_2 (b_1 c_1 c_2) + \log_2 (0.5 u_{\text{max}})] \]  

where \( u_{\text{max}} \) is used to limit the input to a fraction of Vref. The theoretical signal-to-quantisation noise ratio (SQNR) of the two-step CT ΣΔ ADC, \( SQNR_{2\text{step}} \), when combining the digitised results from the coarse conversion (s1) and the fine conversion (s2), can be derived as:

\[ SQNR_{2\text{step}}[\text{dB}] = SQNR_{2\text{st}}[\text{dB}] + SQN R_{2\text{nd}}[\text{dB}] \]

\[ = 20 \log_{10} \left( \frac{2 Vref}{u_{\text{max}} Vref} \frac{1}{M(M-1)} \right) + 20 \log_{10} \left( \frac{2 Vref}{V_{\text{ref, peak}}} \frac{1}{M(M-1)} \right) \]

where \( V_{\text{ref, peak}} \) denotes the peak amplitude of the residue voltage.

The digital filter (DF) used in each conversion step can be obtained by setting the quantisation error of the ADC (in each conversion step) equal to the magnitude of the discrete-time equivalent of \( X_2 \) [2]. By applying the impulse-invariant transformation, the digital filter transfer function, \( H_{DF}(z) \), can be derived as:

\[ H_{DF}(z) = \left( \frac{z^{-2}}{1 - z^{-2}} \right) + \frac{z^{-1}}{2(1 - z^{-1}) - 2 z^{-2}} \]

The presence of circuit non-idealities, however, would induce mismatch between the analog and digital transfer function, which inevitably leads to significant performance degradation of the two-step ADC. To counteract this issue, an optimised digital filter can be employed in the 1st step ADC [3]. The basic idea is to employ optimisation algorithms to refine the signal-to-noise and distortion ratio (SNDR). By using the theoretical DF transfer function, i.e., (4) in this case, as a reference, its coefficients are recalculated for optimised SNDR under introduced circuit non-idealities.
Simulation results: The proposed two-step CT ΣΔ ADC is characterised by applying a 2000 Hz sinusoidal signal. To accommodate the bandwidth of the multiplexed input signal from 16 channels, the sample-and-hold frequency at $SH_1$ and $SH_2$ is determined as $f_S = 8k$ Hz and the bandwidth of the ADC is $f_B = 4k$ Hz. Fig. 3 presents the simulated SQNR of the 1st step ADC and the two-step ADC versus the number of clock cycles. Good agreement is achieved between simulation results and theoretical estimations, i.e., $SNR_{1_{st}}$ and $SNR_{2_{step}}$ calculated using (3). According to (2), $M \approx 30$ is adequate to achieve an 8-bit ideal resolution in each step. To leave enough margin for compensating the effect of circuit noise and non-idealities, $M = 40$ is selected when targeting an effective number of bits (ENOB) of 14-bit in this test-case.

![Fig. 3 Simulated and estimated SQNR vs. M: second-order CT ΣΔ ADC in the 1st step (s1), and two-step CT ΣΔ ADC (2step)](image)

Fig. 4 shows the simulated power spectral density (PSD) under ideal conditions and in the presence of circuit noise and non-idealities, respectively. As shown in Fig. 4a, the proposed ADC can achieve a SQNR of 105 dB. As shown in Fig. 4b, when applying an optimised digital filter, the proposed ADC can achieve a SNDR of 85.6 dB, while imposing very relaxed requirements on circuit implementation. The introduced noise and non-idealities are specified in Table 1, where $f_{OS} = M_{FS} = 320k$ Hz and $T_{OS} = 1/f_{OS}$ are the frequency and period of the internal oversampling clock. Similar to cascaded systems, the ADC in the 1st step is limiting the overall system performance. Thus, as it is shown in Table 1, the circuit specifications for the ADC in the 2nd step are further relaxed. It is worth mentioning that the optimised filter can effectively handle mainly the error induced by the op-amp’s finite gain-bandwidth (GBW) product and passive devices’ process variations [3]. These two specifications are the main indicators for the circuit power consumption. It is also worth to notice that the requirements on timing errors, i.e., excess-loop-delay (ELD) and clock jitter, are easily achievable using standard circuits and clock generation techniques, due to the relatively low oversampling frequency.

![Fig. 4 Simulated PSD of the 14-bit two-step CT ΣΔ ADC with $P_{sig} = -3.5$ dBFS, $f_{sig} \approx 200$ Hz, $f_B = 4k$ Hz, and $N_{FFT} = 2048$](image)

Table 1: Noise and non-idealities specifications for ENOB = 14-bit

<table>
<thead>
<tr>
<th>Noise &amp; Nonidealities</th>
<th>CT ΣΔ ADC in step 1</th>
<th>CT ΣΔ ADC in step 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Circuit Noise</td>
<td>$1\mu V_{rms}$ (input-referred)</td>
<td>$9\mu V_{rms}$ (input-referred)</td>
</tr>
<tr>
<td>Finite GBW</td>
<td>$1/f_{OS}$, int2 0.5$\times$fOS</td>
<td>$1/f_{OS}$, int2 0.5$\times$fOS</td>
</tr>
<tr>
<td>ELD Variation, $\Delta_{\text{ELD}}$</td>
<td>$&lt;10%$ (both integrators)</td>
<td>$&lt;20%$ (both integrators)</td>
</tr>
<tr>
<td>Clock Jitter, $\sigma_{\text{clk}}$</td>
<td>$&lt;0.01f_{OS}$</td>
<td>$&lt;0.1f_{OS}$</td>
</tr>
<tr>
<td>ELD, $\tau_{\text{cl}}$</td>
<td>$&lt;1f_{OS}$</td>
<td>$&lt;10f_{OS}$</td>
</tr>
</tbody>
</table>

Conclusion: A two-step ADC architecture, consisting of two second-order CT ΣΔ ADCs in a pipeline configuration, has been proposed. This architecture showcases the advantage of achieving high resolution and high speed simultaneously, which has been demonstrated by both analytical analysis and behavioural simulations. It has been also shown that if an optimised digital filter is employed, the proposed ADC is capable of greatly relaxing the circuit specifications at the same time achieving high resolution. This demonstrates its potential for low-power high resolution multi-channel applications.

Acknowledgment: This work was supported by the Swedish Research Council (VR).

S. Tao, S. Rodriguez and A. Rusu (School of ICT, KTH Royal Institute of Technology, Kista 16440, Stockholm, Sweden)

E-mail: stao@kth.se

References