Change search
ReferencesLink to record
Permanent link

Direct link
The Timing and Fast Control Demonstrator
Uppsala University, Disciplinary Domain of Science and Technology, Mathematics and Computer Science, Department of Information Technology.
Uppsala University, Disciplinary Domain of Science and Technology, Mathematics and Computer Science, Department of Information Technology.
2016 (English)Independent thesis Advanced level (degree of Master (One Year)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

In this thesis, the feasibility of an FPGA to host a system for generating and distributing clocks as well as distributing synchronous and asynchronous commands is tested. This system will be an imitation of the SHiP (Search for Hidden Particle) DAQ (Data Acquisition) system led by CERN. The practical implementation is to mainly apply Altera Cyclone V GT development board attached with SFP+ daughter card to achieve accurate timing and high speed performance. Experiments include three loopback test implementations. Loopback test is the simplest technique to assess a channel's integration. The first one is the Ethernet loopback test. An Ethernet card daughter board is inserted to the HSMC port of the Cyclone V GT development board. After that, a SFP card is applied alternatively on the same port to do the similar loopback test but at a much higher speed via optical fibers. And finally, a more advanced XAUI to SFP+ card daughter board will be used to replace the previous SFP card in order to get a further speed improvement at around 10Gbps. The last part is being implemented to check whether the system can distribute clock and data even on higher transfer rates. An alternative, more appropriate, DE4 FPGA development board is also used for the last experiment part apart from Cyclone V. The system is implemented by Altera Cyclone V GT board, Altera DE4 board, Terasic Ethernet-HSMC board, Terasic SFP-HSMC card and Dual XAUI to SFP+ HSMC card. The design is built and programmed by the Quartus II 13.1 and Nios II Software Build Tool. Some embedded tools of Quartus for test and verification are used including Transceiver Toolkit and SignalTap II Logic Analyzer.

Place, publisher, year, edition, pages
2016. , 110 p.
Series
IT, 110
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:uu:diva-300738OAI: oai:DiVA.org:uu-300738DiVA: diva2:952219
Educational program
Masters Programme in Embedded Systems
Supervisors
Examiners
Available from: 2016-08-12 Created: 2016-08-12 Last updated: 2016-08-12Bibliographically approved

Open Access in DiVA

fulltext(7523 kB)16 downloads
File information
File name FULLTEXT01.pdfFile size 7523 kBChecksum SHA-512
0e09b85130a21657fe5c6de3b5947d8ada70d9e4ed38bd066ded6c003584943d27d23672a55a58ac6a732e2d7501dc1a9a44dd6109faf7ba123f9bb61ee2c238
Type fulltextMimetype application/pdf

By organisation
Department of Information Technology
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 16 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 13 hits
ReferencesLink to record
Permanent link

Direct link