Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Flip-chip bonding by electroplated indium bump
Mid Sweden University, Faculty of Science, Technology and Media, Department of Electronics Design.
2015 (English)Independent thesis Basic level (degree of Bachelor), 10 credits / 15 HE creditsStudent thesis
Abstract [en]

In hybrid pixel detector fabrication, high-density interconnection between focal plane array and the read-out integrated circuit is important. Bump bonding is the preferable assembly method, it is small in size, low cost, high performance and flexible I/O. Flip-chip bonding is a vertical connection technique of focal plane array and top substrate with solder bumps. In this paper, Flip-chip bonding by electroplated indium bumps is described. There are advantages of using indium as the solder material. It is relatively inexpensive, it has good thermal and electrical conductivity, it is ductile, and it is cryogenically stable. Indium bumps with a diameter of 30 µm are successfully prepared by an electroplating method, however removing indium conductive layer after electrodeposition is challenging. The corresponding electroplating indium bump process is also discussed. Electrical measurement was applied to detect the connection integrity of the flip-chip assemblies.

Place, publisher, year, edition, pages
2015. , 33 p.
Keyword [en]
Bumping, UMB (under bump metallization), electroplating
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:miun:diva-27178OAI: oai:DiVA.org:miun-27178DiVA: diva2:909008
Subject / course
Electrical Engineering ET2
Educational program
International Bachelor's Programme in Electronics TIELG 180 higher education credits
Supervisors
Examiners
Available from: 2016-03-04 Created: 2016-03-04 Last updated: 2016-03-04Bibliographically approved

Open Access in DiVA

fulltext(1403 kB)357 downloads
File information
File name FULLTEXT01.pdfFile size 1403 kBChecksum SHA-512
9771cf70645d3501017fcceb7ab5a0f28dbb9776bde4631e15d9b668d7d41f6ee896ae4127af0966d1ad2fdf4209641dc88447a3d3a33a2e939197e525db14ba
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Yeshitela, Tizita
By organisation
Department of Electronics Design
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 357 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 110 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf