Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Multi-Stage Network Processor for an Independent HVDC grids Supervisory Control
KTH, School of Electrical Engineering (EES), Industrial Information and Control Systems.
2015 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

This thesis presents a Multi-Stage Network Processor as part of independentsupervisory control in HVDC grid connecting AC areas.The proposed Network Processor finds the topology of the grid building the AdjacencyMatrix, identifies islands and assigns DC slack bus. The approach consists of twolevels: 1) process of DC substation topology locally and 2) the secondary process atHVDC grid central supervisory controller.At the substation level, the Local Processor determines the branch/bus model of thesubstation including the possible standalone HVDC converters using breakers’ status.Substation Matrix holds information regarding the model of the part of substationconnected to DC grid, while Standing Alone Matrix is created when the converter inthe substation is not connected to DC grid. The same analysis is performed on all thesubstations locally and then the Substation Matrixes are sent to the Central Processorat SCADA level.At central level, the processor creates the global Adjacency Matrix for the wholeHVDC grid.For the islands detection, the corresponding Laplacian Matrix is built from theAdjacency Matrix and a clustering method is used to analyze eigenvectors of theLaplacian Matrix.The proposed Network Processor has been successfully tested using a 7-terminalsHVDC grid model.Besides, an extended version of current algorithm has been studied for the integratedand, with some restriction, for the distributed HVDC supervisory control architecture. This master thesis project has been completely studied and developed at the departmentof Industrial Information and Control Systems at KTH - Royal Institute of Technologyin Stockholm.

Place, publisher, year, edition, pages
2015. , 120 p.
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-175791OAI: oai:DiVA.org:kth-175791DiVA: diva2:862327
Examiners
Available from: 2015-10-21 Created: 2015-10-21 Last updated: 2015-10-21Bibliographically approved

Open Access in DiVA

fulltext(1472 kB)156 downloads
File information
File name FULLTEXT01.pdfFile size 1472 kBChecksum SHA-512
c4eb88de1ad1111eca3c6e0b7ee9bf056444b21a0f6152e8de8b6bd9ad026e4f5c75468a45697b2eb1bd0f28861bcb537163847daa12da3e3115bd99c53489d9
Type fulltextMimetype application/pdf

By organisation
Industrial Information and Control Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 156 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 136 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf