Change search
ReferencesLink to record
Permanent link

Direct link
Implementation and Evaluation of Update-Based Cache Protocols Under Relaxed Memory Consistency Models
Responsible organisation
1995 (English)In: Future Generations Computer Systems, ISSN 0167-739X , Vol. 11, no 3, 247-271 p.Article in journal (Refereed) Published
Abstract [en]

The protocols of invalidation-based cache coherence have been extensively studied in the context of large-scale shared-memory multiprocessors. Under a relaxed memory consistency model, most of the write latency can be hidden whereas cache misses still incur a severe performance problem. By contrast, update-based protocols have a potential to reduce both write and read penalties under relaxed memory consistency models because coherence misses can be completely eliminated. This paper compares update- and invalidation-based protocols for their ability to reduce or hide memory access latencies and for their ease of implementation under relaxed memory consistency models.

Place, publisher, year, edition, pages
Amsterdam: North-Holland , 1995. Vol. 11, no 3, 247-271 p.
Keyword [en]
Multiprocessing systems, Buffer storage, Storage allocation (computer), Network protocols, Computer simulation, Synchronization, Computer hardware, Large scale systems, Performance
National Category
Computer Science
URN: urn:nbn:se:bth-10087Local ID: diva2:838116
Available from: 2012-09-18 Created: 2000-03-15 Last updated: 2015-06-30Bibliographically approved

Open Access in DiVA

fulltext(106 kB)68 downloads
File information
File name FULLTEXT01.pdfFile size 106 kBChecksum SHA-512
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Grahn, Håkan
Computer Science

Search outside of DiVA

GoogleGoogle Scholar
Total: 68 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 30 hits
ReferencesLink to record
Permanent link

Direct link