Change search
ReferencesLink to record
Permanent link

Direct link
Modelling a 10 Gbits/Port Shared Memory ATM Switch
Responsible organisation
1997 (English)Conference paper (Refereed) Published
Abstract [en]

The speed of optical transmission links is growing at a rate which is difficult for the microelectronic technology of ATM switches to follow. In order to cover the transmission rate gap between optical transmission links and ATM switches, ATM switches operating at multi Gbit/s rate have to be developed. A 10 Gbit/s/port shared memory ATM switch is under development at Linkoping Institute of Technology (LiTH) and Lund Institute of Technology (LTH) in Sweden. It has 8 inputs and 8 outputs. The switch will be implemented on a single chip in 0.8 μm BiCMOS. We report on a performance analysis of the switch under a specific traffic model. This traffic model emulates the LAN type of traffic. Performance analysis is crucial for evaluating and dimensioning the very high speed ATM switch

Place, publisher, year, edition, pages
Atlanta, Georgia, U.S.A. : IEEE , 1997.
National Category
URN: urn:nbn:se:bth-9810Local ID: 0-7803-4278-XOAI: diva2:837758
Winter Simulation Conference
This article is written under the Project "Modelling of Bursty Traffics"Available from: 2012-09-18 Created: 2000-03-15 Last updated: 2015-06-30Bibliographically approved

Open Access in DiVA

fulltext(33 kB)19 downloads
File information
File name FULLTEXT01.pdfFile size 33 kBChecksum SHA-512
Type fulltextMimetype application/pdf


Search outside of DiVA

GoogleGoogle Scholar
Total: 19 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 22 hits
ReferencesLink to record
Permanent link

Direct link