Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A Predictable and Command- Level Priority-Based DRAM Controller for Mixed-Criticality Systems
University of California, Berkeley.
KTH, School of Information and Communication Technology (ICT), Software and Computer systems, SCS. University of California, Berkeley. (Time-Aware Systems Lab)ORCID iD: 0000-0001-8457-4105
University of California, Berkeley.
University of California, Berkeley.
Show others and affiliations
2015 (English)In: Proceedings of the 21th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), IEEE Press, 2015, 317-326 p.Conference paper, Published paper (Refereed)
Abstract [en]

Mixed-criticality systems have tasks with different criticality levels running on the same hardware platform. Today's DRAM controllers cannot adequately satisfy the often conflicting requirements of tightly bounded worst-case latency for critical tasks and high performance for non-critical real-time tasks. We propose a DRAM memory controller that meets these requirements by using bank-aware address mapping and DRAM command-level priority-based scheduling with preemption. Many standard DRAM controllers can be extended with our approach, incurring no performance penalty when critical tasks are not generating DRAM requests. Our approach is evaluated by replaying memory traces obtained from executing benchmarks on an ARM ISA-based processor with caches, which is simulated on the gem5 architecture simulator. We compare our approach against previous TDM-based approaches, showing that our proposed memory controller achieves dramatically higher performance for non-critical tasks, without any significant impact on the worstcase latency of critical tasks.

Place, publisher, year, edition, pages
IEEE Press, 2015. 317-326 p.
Series
21st IEEE Real-Time and Embedded Technology and Applications Symposium, ISSN 1545-3421
National Category
Computer Science
Research subject
Computer Science
Identifiers
URN: urn:nbn:se:kth:diva-165847DOI: 10.1109/RTAS.2015.7108455ISI: 000380616700027Scopus ID: 2-s2.0-84944682412ISBN: 978-1-4799-8603-3 (print)OAI: oai:DiVA.org:kth-165847DiVA: diva2:808914
Conference
The 21th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)
Note

QC 20160510

Available from: 2015-04-29 Created: 2015-04-29 Last updated: 2016-09-05Bibliographically approved

Open Access in DiVA

fulltext(862 kB)36 downloads
File information
File name FULLTEXT01.pdfFile size 862 kBChecksum SHA-512
a38f10b6cbbb7a0f0eadacdfe6e7d6d62e590ebadfa62ecc028174b06e949bbe11b6b524a938caebf180eee65bd1816fa7dd3585e2a72e9aecd1af94bb2c071c
Type fulltextMimetype application/pdf

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Broman, David
By organisation
Software and Computer systems, SCS
Computer Science

Search outside of DiVA

GoogleGoogle Scholar
Total: 36 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 97 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf