Improvements in High-Coverage and Low-Power LBIST
2015 (English)Doctoral thesis, comprehensive summary (Other academic)
Testing cost is one of the major contributors to the manufacturing cost of integrated circuits. Logic Built-In Self Test (LBIST) offers test cost reduction in terms of using smaller and cheaper ATE, test data volume reduction due to on-chip test pattern generation, test time reduction due to at-speed test pattern application. However, it is difficult to reach a sufficient test coverage with affordable area overhead using LBIST. Also, excessive power dissipation during test due to the random nature of LBIST patterns causes yield-decreasing problems such as IR-drop and overheating.
In this dissertation, we present techniques and algorithms addressing these problems.
In order to increase test coverage of LBIST, we propose to use on-chip circuitry to store and generate the "top-off" deterministic test patterns. First, we study the synthesis of Registers with Non-Linear Update (RNLUs) as on-chip sequence generators. We present algorithms constructing RNLUs which generate completely and incompletely specified sequences. Then, we evaluate the effectiveness of RNLUs generating deterministic test patterns on-chip. Our experimental results show that we are able to achieve higher test coverage with less area overhead compared to test point insertion. Finally, we investigate the possibilities of integrating the presented on-chip deterministic test pattern generator with existing Design-For-Testability (DFT) techniques with a case study.
The problem of excessive test power dissipation is addressed with a scan partitioning algorithm which reduces capture power for delay-fault LBIST. The traditional S-graph model for scan partitioning does not quantify the dependency between scan cells. We present an algorithm using a novel weighted S-graph model in which the weights are scan cell dependencies determined by signal probability analysis. Our experimental results show that, on average, the presented method reduces average capture power by 50% and peak capture power by 39% with less than 2% drop in the transition fault coverage. By comparing the proposed algorithm to the original scan partitioning, we show that the proposed method is able to achieve higher capture power reduction with less fault coverage drop.
Place, publisher, year, edition, pages
Stockholm: KTH Royal Institute of Technology, 2015. , xi, 84 p.
TRITA-ICT-ECS AVH, ISSN 1653-6363 ; 15:05
IdentifiersURN: urn:nbn:se:kth:diva-165463ISBN: 978-91-7595-538-4OAI: oai:DiVA.org:kth-165463DiVA: diva2:808495
2015-06-01, Sal A, Isafjordsgatan 26, Kista, 13:00 (English)
Chakrabarty, Krishnendu, Professor
Dubrova, Elena, Professor
QC 201505082015-05-082015-04-282015-05-08Bibliographically approved
List of papers