Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Precision Timed Infrastructure: Design Challenges
University of California, Berkeley .
Arizona State University.
University of California, Berkeley .
Show others and affiliations
2013 (English)In: Proceedings of the Electronic System Level Synthesis Conference (ESLsyn), IEEE conference proceedings, 2013Conference paper, Published paper (Refereed)
Abstract [en]

In general-purpose software applications, computation time is just a quality factor: faster is better. In cyber-physical systems (CPS), however, computation time is a correctness factor: missed deadlines for hard real-time applications, such as avionics and automobiles, can result in devastating, life-threatening consequences. Although many modern modeling languages for CPS include the notion of time, implementation languages such as C lack any temporal semantics. Consequently, models and programs for CPS are neither portable nor guaranteed to execute correctly on the real system; timing is merely a side effect of the realization of a software system on a specific hardware platform. In this position paper, we present the research initiative for a precision timed (PRET) infrastructure, consisting of languages, compilers, and microarchitectures, where timing is a correctness factor. In particular, the timing semantics in models and programs must be preserved during compilation to ensure that the behavior of real systems complies with models. We also outline new research and design challenges present in such an infrastructure.

Place, publisher, year, edition, pages
IEEE conference proceedings, 2013.
National Category
Computer Science
Identifiers
URN: urn:nbn:se:kth:diva-164161ISBN: 978-1-4673-6414-0 (print)OAI: oai:DiVA.org:kth-164161DiVA: diva2:803898
Conference
Electronic System Level Synthesis Conference (ESLsyn), Austin, Texas, USA, May 31-June 1, 2013
Note

QC 20150519

Available from: 2015-04-14 Created: 2015-04-14 Last updated: 2015-05-19Bibliographically approved

Open Access in DiVA

fulltext(245 kB)22 downloads
File information
File name FULLTEXT01.pdfFile size 245 kBChecksum SHA-512
be88092dd07303a78965222d48173b5b318fec36d3ba54bc067cc1f1b50204d539a556112081c9e72109353d596776e81196902ff0dfba15bf9484dc145f7f5e
Type fulltextMimetype application/pdf

Other links

IEEEXplore

Search in DiVA

By author/editor
Broman, David
Computer Science

Search outside of DiVA

GoogleGoogle Scholar
Total: 22 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 92 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf