Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Design Considerations for Pipelined Continuous-Time Incremental Sigma-Delta ADCs
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0002-4691-2318
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.ORCID iD: 0000-0003-3802-7834
2015 (English)In: Circuits and Systems (ISCAS), 2015 IEEE International Symposium on, IEEE conference proceedings, 2015, 1014-1017 p.Conference paper, Published paper (Refereed)
Abstract [en]

This paper addresses design considerations for power-efficient pipelined continuous-time (CT) incremental Sigma-Delta (IΣ∆) ADC architectures. By pipelining identical CT IΣ∆ ADC stages, the proposed architecture provides the design freedom coming from both the pipeline ADC and the IΣ∆ ADC. In searching for a low-power solution given a target resolution, different configurations are examined analytically and simulated using behavioral models. For further power reduction, power-efficient circuits are proposed to implement the active blocks in each configuration. Based on the architecture-level analysis, a configuration that leads to minimum power-area consumption is chosen and implemented as a test-case using the proposed circuit blocks. Post-layout simulations show that the test-case ADC, with 3.2-kHz bandwidth, achieves a peak SNDR of 82.5-dB while dissipating a total power of 18.27-μW. 

Place, publisher, year, edition, pages
IEEE conference proceedings, 2015. 1014-1017 p.
Series
IEEE International Symposium on Circuits and Systems, ISSN 0271-4302
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-163175DOI: 10.1109/ISCAS.2015.7168808ISI: 000371471001074Scopus ID: 2-s2.0-84946217054OAI: oai:DiVA.org:kth-163175DiVA: diva2:799038
Conference
IEEE International Symposium on Circuits and Systems (ISCAS),Lisbon, Portugal, May 24 - 27, 2015
Funder
Swedish Research Council
Note

QC 20150811

Available from: 2015-03-28 Created: 2015-03-28 Last updated: 2016-12-06Bibliographically approved

Open Access in DiVA

ISCAS2015(441 kB)114 downloads
File information
File name FULLTEXT01.pdfFile size 441 kBChecksum SHA-512
97c7920539555f06ec282e5f670acc05419b3db13e6268d7d01d266f0b1a7668493aa48303074979a4615feaeb8ce3c640a3dac8f6d299392f586e15a2213c8b
Type fulltextMimetype application/pdf

Other links

Publisher's full textScopusIEEEXplore

Authority records BETA

Tao, ShaRusu, Ana

Search in DiVA

By author/editor
Tao, ShaChi, JiazuoRusu, Ana
By organisation
Integrated Devices and Circuits
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 114 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 1179 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf