Robust and flexible hardware implementation of ITU-G4
Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
This project was carried out as thesis work during the last semester of my Master studies Electronics Design at the Mid Sweden University. Firstly, it considers a robust and exible implementation of ITU-G4 in hardware based on earlier work, and secondly, it covers review of related work and investigation in the weaknesses of two published designs. More specically, it is an investigation on the robustness of the previously developed VHDL implementation ofthe ITU-G4 algorithm. This includes designing of a debug interface to track the compression process inside the FPGA. The nal result, when comparing to earlier work and other published designs, the ITU-G4 compression performs without any glitches or crashes at certain patterns. The maximum frame rate the design can run at is 60fps at a frame size of 752x480 and clockrate of 33.3MHz. The design is tested with three sets of images: easy, medium and complexwhich are all successfully compressed. This includes imperfect images of bar-codes and Q-codes without the need of morphological preprocessing when comparing to the published design that needs preprocessing for medium and complex images to remove unexpected transitions.
Place, publisher, year, edition, pages
2014. , 49 p.
VHDL, Image compression, Fax4, ITU-G4
Electrical Engineering, Electronic Engineering, Information Engineering
IdentifiersURN: urn:nbn:se:miun:diva-24022OAI: oai:DiVA.org:miun-24022DiVA: diva2:774841
Subject / course
International Master's Programme in Electronics Design TELAA 120 higher education credits
Lawal, Najeem, MSc, PhD