Change search
CiteExportLink to record
Permanent link

Direct link
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Verification technique for fault management system of digitalunit of radio base station
KTH, School of Information and Communication Technology (ICT).
2014 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

With the evolution of technology the system becomes large and complex. The probability of faults to occur in the system also increases with the size of the system. It is almost impossible to make the system fault free thus Fault Management System (FMS) is required to make the system fault tolerant which keeps the system operational even in the presence of transient fault and recover the system.

The FMS is quite complex and sophisticated for large systems and it requires smart technique to verify FMS. Fault injection technique is emerging technique to verify the system robustness and its fault tolerance. There are various types of fault injection techniques and each type has its own characteristics. In this thesis, Ericsson’s Digital Unit of Radio Base Station (RBS) is used as target system. This research work involves the study of RBS hardware, software and also various fault injection techniques. Previously each module of FMS is tested in lab separately. With this new approach the complete FMS is tested in lab while system being operational. Based on this investigation, Hybrid FI technique is proposed and implemented to verify its feasibility. This technique requires change in target’s hardware and fault injector software. Experiment is performed on RBS connected to client via network. The result of an experiment is compiled in the end of this report. This research work concludes that the FMS can be verified with FI technique. This technique not only reduces the verification time but also increase the reliability of the system by increasing the fault coverage.

Place, publisher, year, edition, pages
2014. , 39 p.
TRITA-ICT-EX, 2014:14
National Category
Information Systems
URN: urn:nbn:se:kth:diva-142908OAI: diva2:704884
Subject / course
Educational program
Master of Science - System-on-Chip Design
Available from: 2014-03-13 Created: 2014-03-13 Last updated: 2014-03-13Bibliographically approved

Open Access in DiVA

fulltext(1106 kB)