Model Based Development of Embedded Systems using Logical Clock Constraints and Timed Automata
2013 (English)Doctoral thesis, comprehensive summary (Other academic)
In modern times, human life is intrinsically depending on real-time embedded systems (RTES) with increasingly safety-critical and mission-critical features, for instance, in domains such as automotive and avionics. These systems are characterized by stringent functional requirements and require predictable timing behavior. However, the complexity of RTES has been ever increasing requiring systematic development methods. To address these concerns, model-based frameworks and component-based design methodologies have emerged as a feasible solution. Further, system artifacts such as requirements/specifications, architectural designs as well as behavioral models like statemachine views are integrated within the development process. However, several challenges remain to be addressed, out of which two are especially important: expressiveness, to represent the real-time and causality behavior, and analyzability, to support verification of functional and timing behavior.
As the main research contribution, this thesis presents design and verification techniques for model-based development of RTES, addressing expressiveness and analyzability for architectural and behavioral models. To begin with, we have proposed a systematic design process to support component-based development. Next, we have provided a real-time semantic basis, in order to support expressiveness and verification for structural and behavioral models. This is achieved by defining an intuitive formal semantics for real-time component models, using ProCom, a component model developed at our research centre, and also using the CCSL (Clock Constraint Specification Language), an expressive language for specification of timed causality behavior. This paves the way for formal verification of both architectural and behavioral models, using model checking, as we show in this work, by transforming the models into timed automata and performing verification using UPPAAL, a model checking tool based on timed automata. Finally, the research contributions are validated using representative examples of RTES as well as an industrial case-study.
Place, publisher, year, edition, pages
Västerås: Mälardalen University , 2013.
Mälardalen University Press Dissertations, ISSN 1651-4238 ; 146
Embedded Systems, Model-based development, Model-Checking, Architectural Modeling, CCSL, Timed Automata
IdentifiersURN: urn:nbn:se:mdh:diva-22328ISBN: 978-91-7485-123-6OAI: oai:DiVA.org:mdh-22328DiVA: diva2:665047
2013-12-09, Kappa, Mälardalen University, Västerås, 13:15 (English)
De Simone, Robert, Professor
Pettersson, Paul, ProfessorSeceleanu, Cristina, Sr. Lecturer
FunderSwedish Research Council, 2270 430 16243
List of papers