Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Characterization of Task-based Benchmarks from the Barcelona OpenMP Task Suite
KTH, School of Information and Communication Technology (ICT).
KTH, School of Information and Communication Technology (ICT).
2013 (English)Independent thesis Basic level (degree of Bachelor), 10 credits / 15 HE creditsStudent thesis
Abstract [en]

The parallel programming community is witnessing two main trends - the growing popularity of task-based programming models and the growing complexity of multicore hardware. In order to see how these two trends fit each other, it is important to characterize the behavior of task-based benchmarks on modern multicore hardware. Besides leading to benchmark design optimizations, such characterization enables making educated tradeoffs in the design of task-handling middleware such as compilers and runtime systems.

In this thesis work, we characterize task-based benchmarks from the Barcelona OpenMP Tasks Suite (BOTS) at the task-level. We focus on two aspects: how does the task scheduler fare in handling programmer exposed parallelism, and how does the task decomposition make use of the hardware memory hierarchy. Our characterization considers two diverse multicore architectures - one built for server systems, and the other for embedded systems. With respect to middleware, we consider GCC’s implementation of OpenMP tasks. Our contributions are two-fold. First, we complement existing thread and application level characterization of BOTS benchmarks with a finer task and memory hierarchy level characterization. Next, we identify BOTS performance bottlenecks and optimize Sort and FFT benchmarks to reduce their execution time by a factor 2 and 1.65 respectively on the server architecture.

Place, publisher, year, edition, pages
2013. , p. 60
Series
Trita-ICT-EX ; 2013:159
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-128610OAI: oai:DiVA.org:kth-128610DiVA: diva2:648415
Educational program
Master of Science in Engineering - Information and Communication Technology
Examiners
Available from: 2013-09-16 Created: 2013-09-16 Last updated: 2013-09-16Bibliographically approved

Open Access in DiVA

fulltext(1479 kB)611 downloads
File information
File name FULLTEXT01.pdfFile size 1479 kBChecksum SHA-512
fe1bd8d5318055e76c5ad8c17f63695cc97daa30e2ba48c2f63f10ce51701db507165396b66e9329b98f6490ccfa2ef0e7ba2fac58752da10defa7bc46473ca8
Type fulltextMimetype application/pdf

By organisation
School of Information and Communication Technology (ICT)
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 611 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 187 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf