Change search
ReferencesLink to record
Permanent link

Direct link
Methodologies for Power Protection Relay Testing: From Conventional to Real-Time Hardware-in-the-Loop (HIL) Simulation Approaches
KTH, School of Electrical Engineering (EES), Electric Power Systems.
KTH, School of Electrical Engineering (EES), Electric Power Systems.ORCID iD: 0000-0002-4125-1055
2013 (English)In: 10th International Conference on Power System Transients, 2013Conference paper (Refereed)
Abstract [en]

Performance testing of the protection relays ensures that a particular protection scheme will operate reliably and fast enough to disconnect a faulty zone from the rest of the network, thus mitigating the effect of fault on the power system. It is therefore important to validate the settings of power protection equipment and to confirm its performance when subject to different fault conditions. Traditionally, commissioning engineers make use of standalone protection relay test sets for analyzing the performance of relays when subjected to different voltage and current injections. With the advent of digital simulators the model of the power system can be executed in real-time and protection relays can be interfaced as hardware-in-the-loop to evaluate their performance when subjected to different faults in the simulated power system. This gives an added value of analyzing the overall behavior of the power system coupled with the relay performance under faulty conditions. In addition, the utilization of GOOSE messages for status, control and protection purposes puts an extra requirement to completely test the IEC 61850 capabilities of the protection relays.

This article illustrates two different techniques namely standalone testing and real-time hardware-in-the-loop testing used for protection relays performance verification. Both techniques are evaluated for hardwired and IEC 61850-8-1 (GOOSE) signals. The instantaneous overcurrent protection feature of Schweitzer Engineering Laboratories Relay SEL-421 is used for complete standalone and RT-HIL testing. For RT-HIL testing, the test case is modeled in MATLAB/Simulink and executed in real-time using Opal-RT's eMEGAsim real-time simulator. The event reports generated by standalone and RT-HIL testing for both hardwired and GOOSE signals is used to verify the tripping times achieved. Finally the performance of hardwired and GOOSE tripping times are compared and the overall standalone and RT-HIL techniques are evaluated.

Place, publisher, year, edition, pages
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
URN: urn:nbn:se:kth:diva-128593OAI: diva2:648226
IPST 2013

QC 20131010

Available from: 2013-09-13 Created: 2013-09-13 Last updated: 2013-10-10Bibliographically approved

Open Access in DiVA

Almas_Luigi_IPST_2013(1203 kB)436 downloads
File information
File name FULLTEXT01.pdfFile size 1203 kBChecksum SHA-512
Type fulltextMimetype application/pdf

Other links


Search in DiVA

By author/editor
Almas, Muhammad ShoaibVanfretti, Luigi
By organisation
Electric Power Systems
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 436 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 376 hits
ReferencesLink to record
Permanent link

Direct link