Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Design and Implementation of a Digitally Compensated N-Bit C-xC SAR ADC Model: Optimization of an Eight-Bit C-xC SAR ADC
Linköping University, Department of Electrical Engineering, Electronics System. Linköping University, The Institute of Technology.
2013 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

In this master’s thesis a model of a digitally compensated N-bit C-xC sar adc was developed.The architecture uses charge redistribution in a C-xC capacitor network to performthe conversion. Focus in the master’s thesis was set to understand how the charge is redistributedin the network during the conversion and calibration phase. Redundancy andparasitic capacitors is present in the system and rises the need for extra conversion steps aswell as a calibration algorithm. The calibration algorithm, Bit Weight Estimation, calculatesa weight corresponding to each bit which is used in the last conversion step to perform adigital weighting. The result of extensive calculations in different C-xC capacitor networkswas a model in Python of an N-bit C-xC sar adc. That model was used to create a model ofan eight-bit C-xC sar adc and finding suitable parameters for it through calculations andsimulations. The parameters giving the best inl was chosen. With the best parameters theC-xC sar adc static and dynamic performance was tested and showed an inl of less than1lsb, snr of 47:8 dB and enob of 7:6 bits.

Place, publisher, year, edition, pages
2013. , 64 p.
Series
LiTH-ISY-Ex
Keyword [en]
adc, sar, digital calibration
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-97400ISRN: LiTH-ISY-EX--13/4679--SEOAI: oai:DiVA.org:liu-97400DiVA: diva2:647634
External cooperation
AnaCatum AB
Subject / course
Electrical Engineering
Examiners
Available from: 2013-09-23 Created: 2013-09-11 Last updated: 2013-09-23Bibliographically approved

Open Access in DiVA

fulltext(1485 kB)689 downloads
File information
File name FULLTEXT01.pdfFile size 1485 kBChecksum SHA-512
df2429b7c49a0144f3d9be61ec994cadaee725b9e0069da3d44d3451411b19b8ed1ce5f0aa7bac3684584922b13aee1605e74012314301c8abce817d17d8a01e
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Hallström, Claes
By organisation
Electronics SystemThe Institute of Technology
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 690 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 532 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf