Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Partial virtual channel sharing: A generic methodology to enhance resource management and fault tolerance in networks-on-chip
University of Turku.
University of Turku.
University of Turku.
Mälardalen University, School of Innovation, Design and Engineering. (IS (Embedded Systems))ORCID iD: 0000-0003-1996-1234
Show others and affiliations
2013 (English)In: Journal of electronic testing, ISSN 0923-8174, E-ISSN 1573-0727, Vol. 29, no 3, p. 431-452Article in journal (Refereed) Published
Abstract [en]

We present a novel Partial Virtual channel Sharing (PVS) NoC architecture which reduces the impact of faults on performance and also tolerates faults within the routing logic. Without PVS, failure of a component impairs the fault-free connected components, which leads to considerable performance degradation. Improving resource utilization is key in enhancing or sustaining performance with minimal overhead when faults or overload occurs. In the proposed architecture, autonomic virtual-channel buffer sharing is implemented with a novel algorithm that determines the sharing of buffers among a set of ports. The runtime allocation of the buffers depends on incoming load and fault occurrence. In addition, we propose an efficient technique for maintaining the accessibility of a processing element (PE) to the network even if its router is faulty. Our techniques can be used in any NoC topology and for both, 2D and 3D NoCs. The synthesis results for an integrated video conference application demonstrate 22 % reduction in average packet latency compared to state-of-the-art virtual channel (VC) based NoC architecture. Extensive quantitative simulation has been carried out with synthetic benchmarks. Simulation results reveal that the PVS architecture improves the performance significantly in presence of faults, compared to other VC-based NoC architectures. 

Place, publisher, year, edition, pages
2013. Vol. 29, no 3, p. 431-452
Keyword [en]
Fault tolerance, Networks-on-chip (NoC), Resource utilization, Virtual channel sharing
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:mdh:diva-20830DOI: 10.1007/s10836-013-5389-5ISI: 000321520700015Scopus ID: 2-s2.0-84880052155OAI: oai:DiVA.org:mdh-20830DiVA, id: diva2:638787
Available from: 2013-08-02 Created: 2013-08-02 Last updated: 2017-12-06Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Seceleanu, Tiberiu
By organisation
School of Innovation, Design and Engineering
In the same journal
Journal of electronic testing
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 28 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf