Development of a Predictable Hardware Architecture Template and Integration into an Automated System Design Flow
Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
The requirements of safety-critical real-time embedded systems pose unique challenges on their design process which cannot be fulfilled with traditional development methods. To ensure their correct timing and functionality, it has been suggested to move the design process to a higher abstraction level, which opens the possibility to utilize automated correct-by-design development flows from a functional specification of the system down to the level of Multiprocessor Systems-on-Chip (MPSoCs). ForSyDe, an embedded system design methodology, presents a flow of this kind by basing system development on the theory of Models of Computation and side-effect-free processes, making it possible to separate the timing analysis of computation and communication of process networks. To be able to offer guarantees on the timing of tasks implemented on a MPSoc, the hardware platform needs to provide predictability and composability in every component, which in turn requires a range of special considerations in its design. This thesis presents a predictable and composable FPGA-based MPSoC template based on the Altera Nios II soft processor and Avalon Switch Fabric interconnection structure and its integration into the automated ForSyDe system design flow. To present the functionality and to test the validity of timing predictions, two sample applications have been developed and tested in the context of the design flow as well as on the implemented hardware platform.
Place, publisher, year, edition, pages
2013. , 146 p.
IdentifiersURN: urn:nbn:se:kth:diva-124497OAI: oai:DiVA.org:kth-124497DiVA: diva2:635857
Master of Science - System-on-Chip Design
2013-06-19, Gemini/Castor, ICT/KTH, Kista, Forum, Stockholm, 13:35 (English)
Attarzadeh Niaki, Seyed Hosein, MSc.
Sander, Ingo, Assoc. Prof.