Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Ultra-Low Power Input Driver for High-ResolutionDiscrete-Time Σ∆ Modulator
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
2013 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

This thesis presents the design of an input driver for ultra-low power sigmadelta modulator. High resolution Σ∆ ADCs are becoming more and more usefulin ultra-low power medical applications. Therefore, reducing supply voltage andpower starts a new chanllenges both at architecture as well as circuit performancelevel. Three input drivers are presented in this thesis making use of operationalamplifiers with the class AB buffers as output stage.In the thesis, the building blocks of the input buffer are described in detail.Two different designs are included in the thesis in order to achieve the specificationunder different conditions of the input signal. The specifications are 90 dB Signalto-Noiseand Distortion Ratio (SNDR) and 4 µW of the power consumption. Atwo stage achitectures with different building blocks is investigated. The buildingblocks are a single stage fully differential amplifier as the first stage and a classAB behavior unity gain buffer as the second stage. Design comparison is basedon the simulation results. The reasons for the different designs are mainly causedby design constraints, the input signal voltage level and the stability. Designconstraints are because of the trade-offs among structure of the building block,transistor threshold voltage and low power supply voltage. At the end of thisthesis project, we achieved 90dB SNDR in the first design by using Folded-VoltageFollower (FVF) structure in transistor level and an improved performance designin the second design.

Place, publisher, year, edition, pages
2013. , 104 p.
Series
Linköping Studies in Science and Technology. Thesis, ISSN 0280-7971
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-94560ISRN: LiTH-ISY-EX--13/4660--SEOAI: oai:DiVA.org:liu-94560DiVA: diva2:633060
External cooperation
Belgium IMEC
Subject / course
Electrical Engineering
Presentation
2013-05-13, 10:03 (English)
Supervisors
Examiners
Projects
low power, weak inversion, input driver, class AB, amplifier, rail-to-rail, output swing
Available from: 2013-06-27 Created: 2013-06-26 Last updated: 2013-06-27Bibliographically approved

Open Access in DiVA

Master_Thesis_ZhangYumiao(1403 kB)1018 downloads
File information
File name FULLTEXT01.pdfFile size 1403 kBChecksum SHA-512
71f5cda58e63b57b1f81457050cebbc2ec86f5d29c0b364325331cd0b1ed19900c29456c7af23d0b16c1d60893eaf56303673d77a1bf42417c6d9d97df01cab4
Type fulltextMimetype application/pdf

By organisation
Electronic DevicesThe Institute of Technology
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 1018 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 229 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf