Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Performance-driven exploration using Task-based Parallel Programming Frameworks
KTH, School of Information and Communication Technology (ICT), Software and Computer systems, SCS.
2013 (English)Licentiate thesis, comprehensive summary (Other academic)
Place, publisher, year, edition, pages
Stockholm: KTH Royal Institute of Technology, 2013. , 39 p.
Series
Trita-ICT-ECS AVH, ISSN 1653-6363 ; 13:08
National Category
Computer Systems
Identifiers
URN: urn:nbn:se:kth:diva-122569ISBN: 978-91-7501-718-1 (print)OAI: oai:DiVA.org:kth-122569DiVA: diva2:622837
Presentation
2013-05-28, Sal D, KTH Kista Forum, Isafjordsagatan 39, Kista, 13:00 (English)
Opponent
Supervisors
Note

QC 20130530

Available from: 2013-05-30 Created: 2013-05-23 Last updated: 2013-06-25Bibliographically approved
List of papers
1. Architecture-aware Task-scheduling: A thermal approach
Open this publication in new window or tab >>Architecture-aware Task-scheduling: A thermal approach
2011 (English)In: http://faspp.ac.upc.edu/faspp11/, 2011Conference paper, Published paper (Refereed)
Abstract [en]

Current task-centric many-core schedulers share a “naive” view of processor architecture; a view that does not care about its thermal, architectural or power consuming properties. Future processor will be more heterogeneous than what we see today, and following Moore’s law of transistor doubling, we foresee an increase in power consumption and thus temperature.

Thermal stress can induce errors in processors, and so a common way to counter this is by slowing the processor down; something task-centric schedulers should strive to avoid. The Thermal-Task-Interleaving scheduling algorithm proposed in this paper takes both the application temperature behavior and architecture into account when making decisions. We show that for a mixed workload, our scheduler outperforms some of the standard, architecture-unaware scheduling solutions existing today.

Keyword
OpenMP, Tasks, Power, Thermal, Temperature, Scheduling, Many-core, Tilera
National Category
Computer Engineering
Identifiers
urn:nbn:se:kth:diva-89634 (URN)
Conference
FASPP'11
Note
QC 20120215Available from: 2012-02-15 Created: 2012-02-15 Last updated: 2015-10-16Bibliographically approved
2. Exploring heterogeneous scheduling using the task-centric programming model
Open this publication in new window or tab >>Exploring heterogeneous scheduling using the task-centric programming model
2013 (English)In: Lecture Notes in Computer Science, ISSN 0302-9743, E-ISSN 1611-3349, Vol. 7640Article in journal (Refereed) Published
Abstract [en]

Computer architecture technology is moving towards more heteroge-neous solutions, which will contain a number of processing units with different capabilities that may increase the performance of the system as a whole. How-ever, with increased performance comes increased complexity; complexity that is now barely handled in homogeneous multiprocessing systems. The present study tries to solve a small piece of the heterogeneous puzzle; how can we exploit all system resources in a performance-effective and user-friendly way? Our proposed solution includes a run-time system capable of using a variety of different heterogeneous components while providing the user with the already familiar task-centric programming model interface. Furthermore, when dealing with non-uniform workloads, we show that traditional approaches based on centralized or work-stealing queue algorithms do not work well and propose a scheduling algorithm based on trend analysis to distribute work in a performance-effective way across resources.

Keyword
Task Scheduling, OpenMP, GPU, Tilera, Work-Stealing, Performance
National Category
Computer Systems
Identifiers
urn:nbn:se:kth:diva-120436 (URN)10.1007/978-3-642-36949-0_16 (DOI)000341240400016 ()2-s2.0-84874433328 (Scopus ID)
Conference
HeteroPAR'2012: Algorithms, Models and Tools for Parallel Computing on Heterogeneous Platforms, August 27, 2012, Rhodes Island, Greece
Projects
ENCORE
Funder
Swedish e‐Science Research Center
Note

QC 20130429

Available from: 2013-04-05 Created: 2013-04-05 Last updated: 2017-12-06Bibliographically approved
3. A Comparative Performane Study of Common and Popular Task-centric Programming Frameworks
Open this publication in new window or tab >>A Comparative Performane Study of Common and Popular Task-centric Programming Frameworks
(English)Article in journal (Other academic) Submitted
National Category
Computer Systems
Identifiers
urn:nbn:se:kth:diva-122987 (URN)
Note

QS 2013

Available from: 2013-05-30 Created: 2013-05-30 Last updated: 2013-05-30Bibliographically approved

Open Access in DiVA

podobas_lic_summary(732 kB)335 downloads
File information
File name FULLTEXT01.pdfFile size 732 kBChecksum SHA-512
fa64217a1b5e3a773b8d575624caca39738934774ded1703ba157727ac7630fab8408814d11286f839e74f30c597ad6d2584b72175301bd8c316cae24b084b02
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Podobas, Artur
By organisation
Software and Computer systems, SCS
Computer Systems

Search outside of DiVA

GoogleGoogle Scholar
Total: 335 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 255 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf