Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Mapping to a Time-predictable Multiprocessor System-on-Chip
KTH, School of Information and Communication Technology (ICT).
2012 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Traditional design methods could not cope with the recent development of multiprocessorsystems-on-chip (MPSoC). Especially, hard real-time systems that requiretime-predictability are cumbersome to develop. What is needed, is an efficient, automaticprocess that abstracts away all the implementation details. ForSyDe, a designmethodology developed at KTH, allows this on the system modelling side. The NoCSystem Generator, another project at KTH, has the ability to create automaticallycomplex systems-on-chip based on a network-on-chip on an FPGA. Both of themsupport the synchronous model of computation to ensure time-predictability. Inthis thesis, these two projects are analysed and modelled. Considering the characteristicsof the projects and exploiting the properties of the synchronous model ofcomputation, a mapping process to map processes to the processors at the differentnetwork nodes of the generated system-on-chip was developed. The mapping processis split into three steps: (1) Binding processes to processors, (2) Placement of theprocessors on net network nodes, and (3) scheduling of the processes on the nodes.An implementation of the mapping process is described and some synthetic exampleswere mapped to show the feasibility of algorithms.

Place, publisher, year, edition, pages
2012. , 143 p.
Series
Trita-ICT-EX, 2012:297
Keyword [en]
Mapping, Synchronous Systems, Multiprocessor System-on-Chip, Design Methodology, Time-predictability
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-121296OAI: oai:DiVA.org:kth-121296DiVA: diva2:618110
Educational program
Master of Science - System-on-Chip Design
Uppsok
Technology
Examiners
Available from: 2013-04-25 Created: 2013-04-25 Last updated: 2013-04-25Bibliographically approved

Open Access in DiVA

fulltext(1034 kB)