Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Engineering parallel sorting for the Intel SCC
Linköping University, Department of Computer and Information Science, Software and Systems. Linköping University, The Institute of Technology.ORCID iD: 0000-0002-1940-3331
Linköping University, Department of Computer and Information Science, Software and Systems. Linköping University, The Institute of Technology.ORCID iD: 0000-0001-5241-0026
Linköping University, Department of Computer and Information Science. Linköping University, The Institute of Technology.
Fac. Mathematics and Computer Science, FernUniversität in Hagen, Germany.
Show others and affiliations
2012 (English)In: Procedia Computer Science, ISSN 1877-0509, E-ISSN 1877-0509, Vol. 9, 1890-1899 p.Article in journal (Refereed) Published
Abstract [en]

The Single-Chip Cloud Computer (SCC) is an experimental processor created by Intel Labs. It comprises 48 Intel-x86 cores linked by an on-chip high performance mesh network, as well as four DDR3 memory controllers to access an off-chip main memory. We investigate the adaptation of sorting onto SCC as an algorithm engineering problem. We argue that a combination of pipelined mergesort and sample sort will fit best to SCCs architecture. We also provide a mapping based on integer linear programming to address load balancing and latency considerations. We describe a prototype implementation of our proposal together with preliminary runtime measurements, that indicate the usefulness of this approach. As mergesort can be considered as a representative of the class of streaming applications, the techniques developed here should also apply to the other problems in this class, such as many applications for parallel embedded systems, i.e. MPSoC.

Place, publisher, year, edition, pages
Elsevier , 2012. Vol. 9, 1890-1899 p.
Keyword [en]
Parallel sorting; algorithm engineering; on-chip pipelining; streaming applications
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-87970DOI: 10.1016/j.procs.2012.04.207ISI: 000306288400206OAI: oai:DiVA.org:liu-87970DiVA: diva2:601020
Available from: 2013-01-28 Created: 2013-01-28 Last updated: 2017-12-13

Open Access in DiVA

fulltext(866 kB)121 downloads
File information
File name FULLTEXT01.pdfFile size 866 kBChecksum SHA-512
7ccf440b5ddf391953234ec17a40ca83aedace5437107c19abf25f33877ff92bd439014cf5a256acb5ea6f0a93dfa09864312464cb02c41273203540a7a34b32
Type fulltextMimetype application/pdf

Other links

Publisher's full text

Search in DiVA

By author/editor
Melot, NicolasKessler, ChristophAvdic, Kenan
By organisation
Software and SystemsThe Institute of TechnologyDepartment of Computer and Information Science
In the same journal
Procedia Computer Science
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 121 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 99 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf