Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Implementation of an industrial process control interface for the LSC11 system using Lattice ECP2M FPGA
Linköping University, Department of Electrical Engineering, Electronics System. Linköping University, The Institute of Technology.
2012 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Reconfigurable devices are the mainstream in today’s system on chip solutions. Reconfigurable devices have the advantages of reduced cost over their equivalent custom design, quick time to market and the ability to reconfigure the design at will and ease. One such reconfigurable device is an FPGA. In this industrial thesis, the design and implementation of a control process interface using ECP2M FPGA and PCIe communication is accomplished. This control process interface is designed and implemented for a 3-D plotter system called LSC11. In this thesis, the FPGA unit implemented drives the plotter device based on specific timing requirements charted by the customer. The FPGA unit is interfaced to a Host CPU in this thesis (through PCIe communication) for controlling the LSC11 system using a custom software. All the peripherals required for the LSC11 system such as the ADC, DAC, Quadrature decoder and the PWM unit are also implemented as part of this thesis. This thesis also implements an efficient methodology to send all the inputs of the LSC11 system to the Host CPU without the necessity for issuing any cyclic read commands on the Host CPU. The RTL design is synthesised in FPGA and the system is verified for correctness and accuracy. The LSC11 system design consumed 79% of the total FPGA resources and the maximum clock frequency achieved was 130 Mhz. This thesis has been carried out at Abaxor Engineering GmbH, Germany. It is demonstrated in this thesis how FPGA aids in quick designing and implementation of system on chip solutions with PCIe communication.

Place, publisher, year, edition, pages
2012. , 99 p.
Keyword [en]
PCI Express (PCIe), Lattice ECP2M (ECP2M), Field Programmable Gate Arrays (FPGA)
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-85691ISRN: LiTH-ISY-EX--12/4637--SEOAI: oai:DiVA.org:liu-85691DiVA: diva2:572608
External cooperation
Abaxor Engineering GmbH, Magdeburg
Subject / course
Electronics Systems
Presentation
2012-11-07, Systemet, B-Huset,Campus Valla, Linkoping, 10:15 (English)
Uppsok
Technology
Supervisors
Examiners
Available from: 2012-11-28 Created: 2012-11-28 Last updated: 2012-11-29Bibliographically approved

Open Access in DiVA

Master Thesis Report(8438 kB)1956 downloads
File information
File name FULLTEXT01.pdfFile size 8438 kBChecksum SHA-512
72f95af225208a1744f65eab1dba1038e9cc05eebb85cf0febff70928b27dc57a1fc3129addea91be0ad1b1d619aacdabb9b75069aee191ca0db224ede3a8263
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Murali Baskar Rao, Parthasarathy
By organisation
Electronics SystemThe Institute of Technology
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 1956 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 243 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf