Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
CRASIC: Customisation of Coarse Grain Recon gurable Architectures
KTH, School of Information and Communication Technology (ICT).
2012 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

The gap between CGRAs and ASIC designs is a major issue for all digital designers. The main objective of the following thesis is developing a method to customize the design according to the application to increase performance and decrease the area of the chip. although there are commercial high level synthesis tools which are able to synthesis an algorithmic level description of an application to ASIC, how ever they are not able to generate recon gurable hardware operating as multi-mode ASIC. In this project a tool has been developed which sweeps the design space between the fully recon gurable CGRA hardware template and ASIC. this tool generates a customized hardware based on the implemented applications and user speci cations by eliminating unused/unwanted components of the design. FFT and CP algorithms are used in this research in order to have some solid results for area and power consumption of the customized design. The results shows up to 44 percent reduction in area of a fabric containing both CP and 2048 points FFT and 20 percent reduction in power consumption for 2048 Point FFT on the very same fabric.

Developing this approach on CGRAs can enable designers to have their ASIC designs just by implementing an algorithm on the fabric and then receive a customized fabric close to ASIC with some small automatic steps.

Place, publisher, year, edition, pages
2012. , 61 p.
Series
Trita-ICT-EX, 2012:245
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-104641OAI: oai:DiVA.org:kth-104641DiVA: diva2:565655
Educational program
Master of Science - System-on-Chip Design
Uppsok
Technology
Examiners
Available from: 2012-11-08 Created: 2012-11-08 Last updated: 2012-11-08Bibliographically approved

Open Access in DiVA

fulltext(8539 kB)381 downloads
File information
File name FULLTEXT01.pdfFile size 8539 kBChecksum SHA-512
d4db6515303d36e8c4ff938a23fa94a44b63bcf8b16e2de1bb7d1be342ff9b512b3702907c855ffd27341ceacea6196cacbf46f68d7320a2b4e02c0e002d9f89
Type fulltextMimetype application/pdf

By organisation
School of Information and Communication Technology (ICT)
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 381 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 129 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf