Change search
ReferencesLink to record
Permanent link

Direct link
Distributed Memory Architecture with Hardware Graph Array for Configuring the Network Interconnections.
KTH, School of Information and Communication Technology (ICT).
2012 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

The Network-on-chip is considered to be a promising architecture with the advent of increase in the integration of the distributed processing elements. The conflict of data transfer through the network became an urgent issue that need to be solved. DiMArch is an existing distributed memory architecture that can solve the data transfer conflict at compile time. This thesis extends DiMArch with a centralized Network-on-Chip manager called HDiMArch, this architecture monitor the memory accessibility and create data interconnection path with hardware. The conflict which occurred at runtime is resolved by establish the Hardware graph array.

The HDiMArch is synthesized using TSMC 90nm with different parameters. Area, power and maximum power results are analyzed.

Place, publisher, year, edition, pages
2012. , 51 p.
Trita-ICT-EX, 2012:208
National Category
Engineering and Technology
URN: urn:nbn:se:kth:diva-102812OAI: diva2:556742
Educational program
Master of Science - System-on-Chip Design
Available from: 2012-09-26 Created: 2012-09-26 Last updated: 2012-09-26Bibliographically approved

Open Access in DiVA

fulltext(619 kB)142 downloads
File information
File name FULLTEXT01.pdfFile size 619 kBChecksum SHA-512
Type fulltextMimetype application/pdf

By organisation
School of Information and Communication Technology (ICT)
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 142 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 460 hits
ReferencesLink to record
Permanent link

Direct link