Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Implementation of a Filter and Multiplier for Next Generation Transceivers
KTH, School of Information and Communication Technology (ICT).
2012 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

A new sub-sampling technology is presented to greatly lower the sampling frequency of the transceivers with wideband inputs. The innovation of the theory is the flexible selection and conversion of any single band out of a multiband spectrum. According to the theoretical work on a sub-sampling wideband receiver, such a technology enables demodulation of wideband inputs with a sampling frequency much lower than the carrier frequencies, and converts the band of interest to a low frequency band simultaneously. The purpose is to make it easier for the subsequent ADC to process a single band when applying a low-pass filter after the demodulation. The technology is also fit for the transmitter, which inversely converts wideband inputs to a high frequency band and make the band of interest located on the carrier frequency point.

Compared with traditional demodulation, we generate a waveform containing a multiple set of sinusoids instead of using a single local oscillator, and pass them through a carefully designed band-pass filter. The filter eliminates all the harmonics except the one located at the band of our interest. Then both the multiband inputs and the output of the filter are mixed by an analog multiplier. After such a process, the band we want is now converted to a low frequency.

The objective of this master thesis is verification and implementation of the principle in order to evaluate which best performance can be reached. The whole architecture is simulated and finally validated in circuit level using 90nm CMOS technology.

Place, publisher, year, edition, pages
2012. , p. 38
Series
Trita-ICT-EX ; 18
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-92239OAI: oai:DiVA.org:kth-92239DiVA: diva2:512884
Subject / course
Electronic- and Computer Systems
Educational program
Master of Science - System-on-Chip Design
Uppsok
Technology
Examiners
Available from: 2012-03-29 Created: 2012-03-29 Last updated: 2012-03-29Bibliographically approved

Open Access in DiVA

fulltext(3002 kB)476 downloads
File information
File name FULLTEXT01.pdfFile size 3002 kBChecksum SHA-512
90920f627cdd1fa865c333b3e1601373b78fc97fcc8a4a1550ae7b4f26195fdd653792984fef7a6c03a241dc3c26e496fb43fcfb0a408cb629703660f03f3811
Type fulltextMimetype application/pdf

By organisation
School of Information and Communication Technology (ICT)
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 476 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 142 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf