Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Design of Multiplexed LO Single Mixer Receiver Front-End
KTH, School of Information and Communication Technology (ICT).
2011 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

A new quadrature receiver architecture is studied and designed in this thesis. In conventional quadrature receivers each of I and Q channels are downconverted separately using a mixer and a local oscillator (LO) in each path. On the other hand, the proposed architecture is based on multiplexed LO signals. As a result of multiplexing, just one LO buffer and one mixer are needed.

A top-down approach is used in the design of this receiver front-end. In the first design phase, a theoretical proof for the multiplexed LO down-conversion is provided. After that, the ideal and non-ideal system level design is performed using Agilent’s ADS. At system level, the bit error rate, sensitivity, and selectivity of the receiver are carried out using for example, a Gaussian MSK modulation/demodulation. The next phase is the circuit level design. The LNA, mixer, frequency divider, LO multiplexer-buffer, demultiplexer, and baseband amplifier circuits are designed in Cadence using a 65nm CMOS technology. Different simulation setups and analyses, such as DC, AC, transient, HB, S-parameters, PSS, PAC, and NF are used in designing the sub-circuits of the receiver. The last phase of the design consists of floorplaning and layout of the chip.

The completed receiver front-end circuit is simulated in transient mode for RF signals at 1GHz with data bandwidth of 1MHz. The receiver circuit consumes 38 mW power using a 1.2 V supply voltage.

Place, publisher, year, edition, pages
2011. , 67 p.
Series
Trita-ICT-EX, 291
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-90238OAI: oai:DiVA.org:kth-90238DiVA: diva2:504589
Subject / course
Electronic- and Computer Systems
Educational program
Master of Science - System-on-Chip Design
Uppsok
Technology
Examiners
Available from: 2012-02-21 Created: 2012-02-21 Last updated: 2012-02-21Bibliographically approved

Open Access in DiVA

fulltext(2339 kB)362 downloads
File information
File name FULLTEXT01.pdfFile size 2339 kBChecksum SHA-512
3bf5b8e1e7e6a4ff924ec8388bd09891c2591561de5ae157ac5c9d5b00b6a2b762a55583bc9fd9acd5eb4eac538b88ef2e65c2da5eb0b1333df25ffb9379293f
Type fulltextMimetype application/pdf

By organisation
School of Information and Communication Technology (ICT)
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 362 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 542 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf