Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Design Space Exploration Of Field Programmable Counter Arrays And Their Integration With FPGAs
KTH, School of Information and Communication Technology (ICT), Electronic, Computer and Software Systems, ECS.
2008 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Field Programmable Counter Arrays (FPCAs) have been recently introduced to close the gap between FPGA and ASICs for arithmetic dominated applications. FPCAs are reconfigurable lattices that can be embedded into FPGAs to efficiently compute the result of multi-operand additions.

The first contribution of this work is a Design Space Exploration (DSE) of the FPCAs and the identification of trade-offs between different parameters which describe them. Methods for analyzing and pruning the design space are proposed to enable a smart exploration. Finally, a set of best performing architectures in terms of area and delay is determined.

Secondly, a study of possible integration schemes to build a hybrid FPGA/FPCA chip is performed. The goal is to find a solution with optimal usage of on-chip silicon area. The advantages and disadvantages of each solution are studied and a new integration solution based on properties of FPCAs is suggested. A VLSI implementation proves the applicability of the proposed solutions.

Place, publisher, year, edition, pages
2008. , 79 p.
National Category
Embedded Systems
Identifiers
URN: urn:nbn:se:kth:diva-46479OAI: oai:DiVA.org:kth-46479DiVA: diva2:484861
External cooperation
LAP/EPFL
Subject / course
Electronic- and Computer Systems
Educational program
Master of Science - System-on-Chip Design
Uppsok
Technology
Supervisors
Examiners
Available from: 2012-02-08 Created: 2011-11-03 Last updated: 2012-02-08Bibliographically approved

Open Access in DiVA

fulltext(2047 kB)2580 downloads
File information
File name FULLTEXT01.pdfFile size 2047 kBChecksum SHA-512
4cdbbf7e2de1fbde53beb8389f991afce5e2d108b3ffad5308c9f29360f7a39802dcbf4089a5d1bb80c297c624c346e22e896157a6b947b70a3cee5630a0dc52
Type fulltextMimetype application/pdf

Other links

http://web.it.kth.se/~axel/papers/2008/MSc-seyed-h-a-niaki.pdf
By organisation
Electronic, Computer and Software Systems, ECS
Embedded Systems

Search outside of DiVA

GoogleGoogle Scholar
Total: 2580 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 606 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf