Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Parallel Computing based on GPGPU using Compute Unifed Device Architecture
KTH, School of Information and Communication Technology (ICT).
2011 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

The demand of processing a huge amount of data within a limited time and the developing of computing capability of Graphic Process Unit (GPU) lead us to the world of parallel computing on General Purpose GPU (GPGPU). Because of the exposed parallelism, GPGPU could assign processing tasks to multiple threads and execute these threads simultaneously. This feature could speedup heavy data com- putation to a level, which we would never imagine in the past.

In this thesis, we use a very important algorithm in image processing(DCT/IDCT) to present parallel computing on GPGPU, and implemented it both on the sin- gle GPU and multi-GPU system. The parallel computing technology is based on Compute Unified Device Architecture (CUDA) and OpenMP. Furthermore, some optimization strategies are discussed in the thesis and results will be compared.

The final results show that the parallel computing could accelerate the processing from dozens of times to almost five hundreds of times. The potential factors that might affect the performance are also discussed. Therefore, it is more effective to use GPGPU to do parallel computing, and it is more power efficient.

Place, publisher, year, edition, pages
2011. , 60 p.
Series
Trita-ICT-EX, 226
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:kth:diva-51066OAI: oai:DiVA.org:kth-51066DiVA: diva2:463337
Subject / course
Electronic- and Computer Systems
Educational program
Master of Science - System-on-Chip Design
Uppsok
Technology
Examiners
Available from: 2011-12-09 Created: 2011-12-09 Last updated: 2011-12-09Bibliographically approved

Open Access in DiVA

fulltext(1422 kB)176 downloads
File information
File name FULLTEXT01.pdfFile size 1422 kBChecksum SHA-512
cdad4779b5895a6942d788ed785c74904211322d79d731ecfe91d117701382c356eb0c07432c5c2bcc15d9e737e48718ca85fec8335a6f641d12c2fd2d5fbb97
Type fulltextMimetype application/pdf

By organisation
School of Information and Communication Technology (ICT)
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 176 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 186 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf