Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Verifieringsplattform i SystemVerilog
Linköping University, Department of Electrical Engineering, Electronics System.
Linköping University, Department of Electrical Engineering, Electronics System.
2011 (Swedish)Independent thesis Basic level (university diploma), 10,5 credits / 16 HE creditsStudent thesis
Abstract [en]

Our task was to create a virtual test bench for verifying memory addresses in our commissioning body’s models. The purpose with the testbench was that it should be created in such a way that it would be easy to change the device under test without any major changes in the testbench.

To solve the problem that the testbench had to be able to verify different devices we had to create a general enviroment for how the testbench had to be composed. By doing an analysis of which com-ponents that are usually included in a testbench and which components that were necessary in our project we came up with a generall enviroment for the testbench. Our result was a testbench with the follwing basic functions:

* Read from a file that contains read and write operations to the Device Under Test (DUT).* Apply the stimulus to the device* Read the results from the device* Compare the results with wanted values* Generate a log file which contains information about the simulation result.

Place, publisher, year, edition, pages
2011. , 39 p.
Keyword [sv]
SystemVerilog, device under test, verifiering, testbänk
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-71606ISRN: LiTH-ISY-EX-ET--11/0386--SEOAI: oai:DiVA.org:liu-71606DiVA: diva2:451409
Presentation
2011-09-30, Linköping, 15:00 (Swedish)
Uppsok
Technology
Supervisors
Examiners
Available from: 2011-10-31 Created: 2011-10-25 Last updated: 2011-10-31Bibliographically approved

Open Access in DiVA

Verifieringsplattform i SystemVerilog(1127 kB)259 downloads
File information
File name FULLTEXT01.pdfFile size 1127 kBChecksum SHA-512
f06a0a9db40d1a0503c6feb758fbc16e262b93f379e3e9fb8ae4aa31cefce8e75ead5164602473fc78ec7001fbd25ed30dbbe4857f4929844128ea3f7e0779ba
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Risberg, ChristofferLynghed, Hampus
By organisation
Electronics System
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 259 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 136 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf