Change search
ReferencesLink to record
Permanent link

Direct link
Improving an FPGA Optimized Processor
Linköping University, Department of Electrical Engineering, Computer Engineering.
2011 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

This work aims at improving an existing soft microprocessor core optimized for Xilinx Virtex®-4 FPGA. Instruction and data caches will be designed and implemented. Interrupt support will be added as well, preparing the microprocessor core to host operating systems. Thorough verification of the added modules is also emphasized in this work. Maintaining core clock frequency at its maximum has been the main concern through all the design and implementation steps.

Place, publisher, year, edition, pages
2011. , 115 p.
Keyword [en]
FPGA, Soft Microprocessor Core, IP, Cache, Exception Handling, MIPS
National Category
Computer Engineering
URN: urn:nbn:se:liu:diva-71190ISRN: LiTH-ISY-EX--11/4520--SEOAI: diva2:445728
Subject / course
Master of Science in Electronics Design Engineering
2011-10-14, Systemet, B-Building, Entrance 27, Linköping, 10:00 (English)
Available from: 2011-10-14 Created: 2011-10-04 Last updated: 2011-10-17Bibliographically approved

Open Access in DiVA

Improving an FPGA Optimized Processor(1428 kB)368 downloads
File information
File name FULLTEXT02.pdfFile size 1428 kBChecksum SHA-512
Type fulltextMimetype application/pdf

By organisation
Computer Engineering
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 368 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 283 hits
ReferencesLink to record
Permanent link

Direct link