Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Low Power and Area Efficient Semi-Digital PLL Architecture for High Brandwidth Applications
Linköping University, Department of Electrical Engineering, Electronics System.
2011 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

The main scope of this thesis is to implement a new architecture of a high bandwidth phase-locked loop (PLL) with a large operating frequency range from 100~MHz to 1~GHz in a 150~$nm$ CMOS process. As PLL is the time-discrete system, the new architecture is mathematically modelled in the z-domain. The charge pump provides a proportionally damped signal, which is unlikely as a resistive or capacitive damping used in the conventional charge pump. The new damping results in a less update jitter and less peaking to achieve the lock frequency and fast locking time of the PLL. The new semi-digital PLL architecture uses $N$ storage cells. The $N$ storage cells is used to store the oscillator tuning information digitally and also enables analogue tuning of the voltage controlled oscillator (VCO). The storage cells outputs are also used for the process voltage temperature compensation. The phase-frequency detector (PFD) and VCO are implemented like a conventional PLL. The bandwidth achieved is 1/4th of the PFD update frequency for all over the operating range from 100~MHz to 1~GHz. The simulation results are also verified with the mathematical modelling. The new architecture also consumes less power and area compared to the conventional PLL.

Place, publisher, year, edition, pages
2011. , 136 p.
Keyword [en]
PLL, High Bandwidth, Low Power, Semi-Digital PLL, Real Time Clock
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-71029ISRN: LiTH-ISY-EX--11/4439--SEOAI: oai:DiVA.org:liu-71029DiVA: diva2:444101
Subject / course
Electronics Systems
Presentation
2011-09-06, Nollstallet, Linkoping University, Linkoping, 10:00 (English)
Uppsok
Technology
Supervisors
Examiners
Available from: 2011-09-28 Created: 2011-09-27 Last updated: 2011-09-28Bibliographically approved

Open Access in DiVA

fulltext(8630 kB)673 downloads
File information
File name FULLTEXT01.pdfFile size 8630 kBChecksum SHA-512
0d651dbadb937b233fda14a613e41d8c92c685e9d8d39f8b135d57ac551f24fd322ef6577a7459c8210fc1109750211d22e9cdf6638c39538df2d880a6e99869
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Elangovan, Vivek
By organisation
Electronics System
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 673 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 333 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf