Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
FPGA implementation of rate-compatible QC-LDPC code decoder
Linköping University, Department of Electrical Engineering, Electronics System. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Electronics System. Linköping University, The Institute of Technology.ORCID iD: 0000-0003-3470-3911
2011 (English)Conference paper, Published paper (Other academic)
Abstract [en]

The use of rate-compatible error correcting codes offers severaladvantages as compared to the use of fixed-rate codes: a smooth adaptationto the channel conditions, the possibility of incremental Hybrid ARQschemes, as well as simplified code representations in the encoder anddecoder. In this paper, the implementation of a decoder for rate-compatiblequasi-cyclic LDPC codes is considered. The decoder uses check node mergingto increase the convergence speed of the algorithm. Check node mergingallows the decoder to achieve the same performance with a significantlylower number of iterations, thereby increasing the throughput.

The feasibility of a check node merging decoder is investigated for codesfrom IEEE 802.16e and IEEE 802.11n. The faster convergence rate of the checknode merging algorithm allows the decoder to be implemented using lowerparallelization factors, thereby reducing the logic complexity. The designshave been synthesized to an Altera Cyclone II FPGA, and results showsignificant increases in throughput at high SNR.

Place, publisher, year, edition, pages
2011. 777-780 p.
National Category
Signal Processing
Identifiers
URN: urn:nbn:se:liu:diva-70821DOI: 10.1109/ECCTD.2011.6043844ISBN: 978-1-4577-0616-5 (print)ISBN: 978-1-4577-0617-2 (print)OAI: oai:DiVA.org:liu-70821DiVA: diva2:441906
Conference
European Conference on Circuit Theory and Design, August 29-31, Linköping, Sweden
Available from: 2011-09-20 Created: 2011-09-19 Last updated: 2015-03-11Bibliographically approved

Open Access in DiVA

antonb-ecctd11.pdf(121 kB)1428 downloads
File information
File name FULLTEXT01.pdfFile size 121 kBChecksum SHA-512
b9055e9036b1c4042fa6cd89ce8d22262045878a210243fa0c0fee855e459b1bac40bad66f32686c0a44eca2e4310c8ff6ac63ba36bfeb9cf34b3613cad5bbdc
Type fulltextMimetype application/pdf

Other links

Publisher's full text

Authority records BETA

Blad, AntonGustafsson, Oscar

Search in DiVA

By author/editor
Blad, AntonGustafsson, Oscar
By organisation
Electronics SystemThe Institute of Technology
Signal Processing

Search outside of DiVA

GoogleGoogle Scholar
Total: 1428 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 368 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf