Change search
ReferencesLink to record
Permanent link

Direct link
Network on Chip for FPGA: Development of a test system for Network on Chip
Norwegian University of Science and Technology, Faculty of Information Technology, Mathematics and Electrical Engineering, Department of Electronics and Telecommunications.
2011 (English)MasteroppgaveStudent thesis
Abstract [en]

Testing and verification of digital systems is an essential part of product develop- ment. The Network on Chip(NoC), as a new paradigm within interconnections; has a specific need for testing. This is to determine how performance and prop- erties of the NoC are compared to the requirements of different systems such as processors or media applications. A NoC has been developed within the AHEAD project to form a basis for a reconfigurable platform used in the AHEAD system. This report gives an outline of the project to develop testing and benchmarking systems for a NoC. The specific work has been regarding the development of a generic module connected to the NoC and capability of testing the NoCs’ properties. The test system was initiated by Ivar Ersland in 2009 and developed further by Andreas Hepsø, and Magnus Namork in the fall of 2010. The functionality and systems that are implemented are the following: • Fully functional Hardware/Software interface which defines communication between NoC the user • Reactive system which responds to interaction based on package information • MPEG example system that mimics an MPEG data stream • Software reconfiguration of the traffic tables by sending specific packages to the system • Cell processor example application to test simple computation and commu- nicating modules on the network The systems have been tested successfully, verified and implemented on a Xilinx Spartan FPGA. It has also been developed a software system written in C to read and interpret data from the Network in on-chip tests. In total these imple- mentations have been the foundation of building a benchmarking platform for the NoC.

Place, publisher, year, edition, pages
Institutt for elektronikk og telekommunikasjon , 2011. , 155 p.
Keyword [no]
ntnudaim:6264, MTEL elektronikk, Krets- og systemkonstruksjon
URN: urn:nbn:no:ntnu:diva-13654Local ID: ntnudaim:6264OAI: diva2:441352
Available from: 2011-09-15 Created: 2011-09-15

Open Access in DiVA

fulltext(5859 kB)2748 downloads
File information
File name FULLTEXT01.pdfFile size 5859 kBChecksum SHA-512
Type fulltextMimetype application/pdf
cover(47 kB)26 downloads
File information
File name COVER01.pdfFile size 47 kBChecksum SHA-512
Type coverMimetype application/pdf
attachment(120090 kB)1472 downloads
File information
File name ATTACHMENT01.zipFile size 120090 kBChecksum SHA-512
Type attachmentMimetype application/zip

By organisation
Department of Electronics and Telecommunications

Search outside of DiVA

GoogleGoogle Scholar
Total: 2748 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 114 hits
ReferencesLink to record
Permanent link

Direct link