Change search
ReferencesLink to record
Permanent link

Direct link
Software programmable data allocation in multi-bank memory of SIMD processors
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology.
2010 (English)In: Proceedings of the 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools / [ed] Sebastian Lopez, Washington, DC, USA: IEEE Computer Society , 2010, 28-33 p.Conference paper (Refereed)
Abstract [en]

The host-SIMD style heterogeneous multi-processor architecture offers high computing performance and user friendly programmability. It explores both task level parallelism and data level parallelism by the on-chip multiple SIMD coprocessors. For embedded DSP applications with predictable computing feature, this architecture can be further optimized for performance, implementation cost and power consumption. The optimization could be done by improving the SIMD processing efficiency and reducing redundant memory accesses and data shuffle operations. This paper introduces one effective approach by designing a software programmable multi-bank memory system for SIMD processors. Both the hardware architecture and software programming model are described in this paper, with an implementation example of the BLAS syrk routine. The proposed memory system offers high SIMD data access flexibility by using lookup table based address generators, and applying data permutations on both DMA controller interface and SIMD data access. The evaluation results show that the SIMD processor with this memory system can achieve high execution efficiency, with only 10% to 30% overhead. The proposed memory system also saves the implementation cost on SIMD local registers, in our system, each SIMD core has only 8 128-bit vector registers.

Place, publisher, year, edition, pages
Washington, DC, USA: IEEE Computer Society , 2010. 28-33 p.
Keyword [en]
SIMD processor, multi-bank memory, conflict-free memory access, data allocation
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-66219DOI: 10.1109/DSD.2010.26ISBN: 978-0-7695-4171-6OAI: oai:DiVA.org:liu-66219DiVA: diva2:402560
Conference
13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, 1-3 September, Lille, France
Projects
ePUMA
Available from: 2011-03-17 Created: 2011-03-08 Last updated: 2011-04-12Bibliographically approved

Open Access in DiVA

fulltext(350 kB)716 downloads
File information
File name FULLTEXT01.pdfFile size 350 kBChecksum SHA-512
c553229c314b9cb5126e36ad9a43d6003a0ffe882cacc3dd2e0db2a5a056dec0d8abbf6e1b55274ef60cef18de2598762f4c85097b7a55125f0cec020d887a0f
Type fulltextMimetype application/pdf

Other links

Publisher's full text

Search in DiVA

By author/editor
Wang, JianSohl, JoarKraigher, OlofDake, Liu
By organisation
Computer EngineeringThe Institute of Technology
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 716 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 269 hits
ReferencesLink to record
Permanent link

Direct link