Change search
CiteExportLink to record
Permanent link

Direct link
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Konstruktion av förstärkare och insamplingssteg till en PSAADC i 0.25 um CMOS
Linköping University, Department of Electrical Engineering.
2002 (Swedish)Independent thesis Basic level (professional degree)Student thesisAlternative title
Design of OP-amplifiers and a voltage reference network for a PSAADC in 0.25 um CMOS (English)
Abstract [en]

The aim and goal of this work has been to design and implement a voltage reference network for a 12-bit PSAADC, Parallell Successive Analog to Digital Converter. A chip containing the design has been sent away for fabrication. Because of the long processing time, no measurement data are presented. The main specifications for the voltage reference generator is to generate stable reference voltages with low noise and a good PSRR. Efforts has also been made to minimize the power consumption.

Place, publisher, year, edition, pages
Institutionen för systemteknik , 2002. , p. 70
LiTH-ISY-Ex ; 3236
Keywords [en]
Electronics, ADC, SAADC, PSAADC, OP, miller-op, OTA, voltage references, tvåstegsförstärkare
Keywords [sv]
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
URN: urn:nbn:se:liu:diva-1132OAI:, id: diva2:17727
Available from: 2002-04-02 Created: 2002-04-02

Open Access in DiVA

fulltext(1094 kB)1069 downloads
File information
File name FULLTEXT01.pdfFile size 1094 kBChecksum SHA-1