Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Parallel Instruction Decoding for DSP Controllers with Decoupled Execution Units
Linköping University, Department of Electrical Engineering, Computer Engineering.
2019 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Applications run on embedded processors are constantly evolving. They are for the most part growing more complex and the processors have to increase their performance to keep up. In this thesis, an embedded DSP SIMT processor with decoupled execution units is under investigation. A SIMT processor exploits the parallelism gained from issuing instructions to functional units or to decoupled execution units. In its basic form only a single instruction is issued per cycle. If the control of the decoupled execution units become too fine-grained or if the control burden of the master core becomes sufficiently high, the fetching and decoding of instructions can become a bottleneck of the system.

This thesis investigates how to parallelize the instruction fetch, decode and issue process. Traditional parallel fetch and decode methods in superscalar and VLIW architectures are investigated. Benefits and drawbacks of the two are presented and discussed. One superscalar design and one VLIW design are implemented in RTL, and their costs and performances are compared using a benchmark program and synthesis. It is found that both the superscalar and the VLIW designs outperform a baseline scalar processor as expected, with the VLIW design performing slightly better than the superscalar design. The VLIW design is found to be able to achieve a higher clock frequency, with an area comparable to the area of the superscalar design.

This thesis also investigates how instructions can be encoded to lower the decode complexity and increase the speed of issue to decoupled execution units. A number of possible encodings are proposed and discussed. Simulations show that the encodings have a possibility to considerably lower the time spent issuing to decoupled execution units.

Place, publisher, year, edition, pages
2019. , p. 48
Keywords [en]
superscalar, VLIW, SIMT, computer architecture, DSP
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:liu:diva-157695ISRN: LiTH-ISY-EX--19/5218--SEOAI: oai:DiVA.org:liu-157695DiVA, id: diva2:1327324
External cooperation
MediaTek
Subject / course
Computer Engineering
Presentation
2019-06-10, Algoritmen, 10:15 (English)
Supervisors
Examiners
Available from: 2019-06-19 Created: 2019-06-19 Last updated: 2019-06-19Bibliographically approved

Open Access in DiVA

fulltext(806 kB)30 downloads
File information
File name FULLTEXT01.pdfFile size 806 kBChecksum SHA-512
b6e649fc5cacb4f8df24b47d2f4bf0d4d7762abe6b5e067d4a418068e5723218103b0b68991e2cf3148827f3bb541f341bbf1e7b9ac4dc8081589bcb1598ff87
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Pettersson, Andreas
By organisation
Computer Engineering
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 30 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 345 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf