Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Implementation of the EPC Class 1 Gen 2 Protocol by Miller-2 coding for the WISP Platform
KTH, School of Information and Communication Technology (ICT).
2011 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Wireless Identification and Sensing Platform (WISP) is a battery free and fully software defined Radio Frequency Identification (RFID) tag. WISP is an open source architecture that allows exploration to integrate with several sensors and other devices. It has a 16 bit ultra-low power microcontroller that can be used for the computation and sensing purpose. The power harvesting unit of the WISP is capable to exclusively drive the sensor that is integrated with the WISP from the RF energy. However the firmware of WISP is not fully compatible with Electronic Product Code (EPC) class 1 Generation 2 protocol.

The thesis work focus on the compatibility of the WISP according to the EPC class 1 Gen 2 protocol. The communication link is successfully implemented between the WISP and the UHF reader with Miller-2 encoding. The proper handshaking signals (Query, RN16, Req_RN, ACK and ACCESS) for the communication between the WISP and the reader is implemented. The comparative discussions about different EPC protocols are also discussed in this thesis.

Place, publisher, year, edition, pages
2011. , p. 80
Series
TRITA-ICT-EX ; 2011:49
National Category
Computer and Information Sciences Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-232544OAI: oai:DiVA.org:kth-232544DiVA, id: diva2:1235359
Subject / course
Electronic- and Computer Systems
Educational program
Master of Science - System-on-Chip Design
Supervisors
Examiners
Available from: 2018-07-25 Created: 2018-07-25 Last updated: 2018-07-25Bibliographically approved

Open Access in DiVA

fulltext(2648 kB)10 downloads
File information
File name FULLTEXT01.pdfFile size 2648 kBChecksum SHA-512
45f84723b7610499ace3816a714aac1418ebf3539e4789ba7db6ddb440f5526d109b8fecdbb4e2d0bbb813b531c5b6b0b6c78caf9d686866cea5a15dac7c35ed
Type fulltextMimetype application/pdf

By organisation
School of Information and Communication Technology (ICT)
Computer and Information SciencesElectrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 10 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 24 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf