Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Power Optimization of Image Filtering with FPGA
2018 (English)Independent thesis Basic level (professional degree), 10 credits / 15 HE creditsStudent thesis
Abstract [en]

High speed real time video processing puts a lot of demand on hardware and Field Programmable Gate Arrays (FPGA) are becoming more popular for this. What makes them interesting in this field is their inherent concurrency which make them ideal for high speed applications. Higher demands for energy efficient solutions require the designer to have knowledge on how different implementations on the FPGA effects the power consumption. Therefore, a study on power consumption for image filtering with FPGA was conducted.

 

Two image filtering algorithms are implemented on a FPGA with the goal of reducing the power consumption for real time image filtering by optimising the implementations on the FPGA.

 

To reduce the power consumption three main areas where examined: optimizing the algorithm, using the different hardware capabilities that come with FPGAs and working with different clock speeds.

 

The different approaches were simulated in a power estimator to evaluate the effects on the power consumption before implementing them on a FPGA and measuring the results.

 

In this project it was determined that lowering the frequency and utilizing the resources to the full extent can have a positive impact on the power consumption. The results were too small for the accuracy of the amperemeter used to be able to make any conclusions. Larger systems with multiple FPGAs might show more noticeable power savings. More knowledge in Hardware Description Language (HDL) programming and resource managing could lead to even lower power consumption.

Place, publisher, year, edition, pages
2018. , p. 34
Keywords [en]
FPGA, VHDL, Power, Filtering
National Category
Signal Processing
Identifiers
URN: urn:nbn:se:uu:diva-353775ISRN: UTH-INGUTB-EX-E-2018/05-SEOAI: oai:DiVA.org:uu-353775DiVA, id: diva2:1219130
External cooperation
Synective Labs
Educational program
Bachelor Programme in Electrical Engineering
Supervisors
Examiners
Available from: 2018-06-26 Created: 2018-06-15 Last updated: 2018-06-26Bibliographically approved

Open Access in DiVA

fulltext(2040 kB)11 downloads
File information
File name FULLTEXT01.pdfFile size 2040 kBChecksum SHA-512
1b4be4a373e1821fcb31329ce8f7ea29f34dbd2bdc16e3712e556f22388ff324e8c6cf35b9e8a29371023ae307298ed6c83abc2bc68282fbd0849a1db4eeaaaa
Type fulltextMimetype application/pdf

Signal Processing

Search outside of DiVA

GoogleGoogle Scholar
Total: 11 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 7 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf