Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Feedforward FFT Hardware Architectures Based on Rotator Allocation
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, Faculty of Science & Engineering.
Novatek Corp, Taiwan.
Natl Chiao Tung Univ, Taiwan.
2018 (English)In: IEEE Transactions on Circuits and Systems Part 1: Regular Papers, ISSN 1549-8328, E-ISSN 1558-0806, Vol. 65, no 2, p. 581-592Article in journal (Refereed) Published
Abstract [en]

In this paper, we present new feedforward FFT hardware architectures based on rotator allocation. The rotator allocation approach consists in distributing the rotations of the FFT in such a way that the number of edges in the FFT that need rotators and the complexity of the rotators are reduced. Radix-2 and radix-2(k) feedforward architectures based on rotator allocation are presented in this paper. Experimental results show that the proposed architectures reduce the hardware cost significantly with respect to previous FFT architectures.

Place, publisher, year, edition, pages
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC , 2018. Vol. 65, no 2, p. 581-592
Keywords [en]
Fast Fourier transform (FFT); multi-path delay commutator (MDC); pipelined architecture; radix-2; radix-2(k)
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-145244DOI: 10.1109/TCSI.2017.2722690ISI: 000423559000014OAI: oai:DiVA.org:liu-145244DiVA, id: diva2:1188342
Note

Funding Agencies|Swedish ELLIIT Program

Available from: 2018-03-07 Created: 2018-03-07 Last updated: 2018-04-13

Open Access in DiVA

fulltext(1315 kB)64 downloads
File information
File name FULLTEXT01.pdfFile size 1315 kBChecksum SHA-512
4d0196aaaf6851a0e2503bbca57bad3aa52807244028984746780c7bb32d9aa97bcaab0a3ee4e8212321c7cd12d27042f91b859286e9073e49f12176c8fc7f11
Type fulltextMimetype application/pdf

Other links

Publisher's full text

Search in DiVA

By author/editor
Garrido Gálvez, Mario
By organisation
Computer EngineeringFaculty of Science & Engineering
In the same journal
IEEE Transactions on Circuits and Systems Part 1: Regular Papers
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 64 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 132 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf