Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Turbo Code Performance Analysis Using Hardware Acceleration
Linköping University, Department of Electrical Engineering, Computer Engineering.
2016 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

The upcoming 5G mobile communications system promises to enable use cases requiring ultra-reliable and low latency communications. Researchers therefore require more detailed information about aspects such as channel coding performance at very low block error rates. The simulations needed to obtain such results are very time consuming and this poses achallenge to studying the problem. This thesis investigates the use of hardware acceleration for performing fast simulations of turbo code performance. Special interest is taken in investigating different methods for generating normally distributed noise based on pseudorandom number generator algorithms executed in DSP:s. A comparison is also done regarding how well different simulator program structures utilize the hardware. Results show that even a simple program for utilizing parallel DSP:s can achieve good usage of hardware accelerators and enable fast simulations. It is also shown that for the studied process the bottleneck is the conversion of hard bits to soft bits with addition of normally distributed noise. It is indicated that methods for noise generation which do not adhere to a true normal distribution can further speed up this process and yet yield simulation quality comparable to methods adhering to a true Gaussian distribution. Overall, it is show that the proposed use of hardware acceleration in combination with the DSP software simulator program can in a reasonable time frame generate results for turbo code performance at block error rates as low as 10−9.

Place, publisher, year, edition, pages
2016. , p. 63
Keywords [en]
Turbo code, hardware acceleration, digital signal processors, DSP, simulation, block error rate, BLER, pseudo random number generation, PRNG, 5G
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-137666ISRN: LiTH-ISY-EX--16/5010--SEOAI: oai:DiVA.org:liu-137666DiVA, id: diva2:1098448
External cooperation
Ericsson AB
Subject / course
Computer Engineering
Presentation
2016-12-02, 13:00 (Swedish)
Examiners
Available from: 2017-05-24 Created: 2017-05-24 Last updated: 2017-05-24Bibliographically approved

Open Access in DiVA

fulltext(1024 kB)232 downloads
File information
File name FULLTEXT01.pdfFile size 1024 kBChecksum SHA-512
a25a9988dad483e06b142b2a4e86fd3d4012f58ab86e910678da6aa225c731dfd6a2c2683a4755b560e41a34279985e93793d5bff7acf5099ed2e02d394459c5
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Nordmark, Oskar
By organisation
Computer Engineering
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 232 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 261 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf