Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Investigation of using a PRET processor on a low-cost, low- power FPGA
KTH, School of Information and Communication Technology (ICT).
2016 (English)Independent thesis Basic level (professional degree), 10 credits / 15 HE creditsStudent thesis
Abstract [en]

Mixed-criticality is a current trend in real-time embedded systems, where software tasks are integrated onto fewer hardware platforms. The basic idea is to use one processor to execute multiple tasks with differing requirements of certification, importance or safety. In systems where time is an important key factor the behavior of that system must be predictable at all times, which is hard to achieve when optimizations made to achieve good performance lower predictability at the same time. In 2007 Stephen A. Edwards and Edward A. Lee made a case for the precision-timed (PRET) machine as a solution, arguing that temporal behavior is to be treated equal to functional behavior. One of those PRET machines is FlexPRET, which is the processor we are studying in this thesis.

This thesis aims to study the generation, synthesis and programming of FlexPRET, a finegrained multithreaded RISC-V based PRET processor developed at UC Berkeley. This is part of a larger-scale project to port FlexPRET to be used as a node processor in a NoC mesh generated by ForSyDe, a programming methodology developed at the Royal Institute of Technology.Previous synthesis of FlexPRET has been done on FPGAs from the Virtex-5 and Spartan-6 families by Xilinx. The FPGA used for this thesis is from the Cyclone IV family by Altera.

Evaluation of the synthesis results have been performed by running a real-time application on FlexPRET that blinks LEDs on the Altera DE2-115 board.

Place, publisher, year, edition, pages
2016. , 51 p.
Series
TRITA-ICT-EX, 2016:190
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-205232OAI: oai:DiVA.org:kth-205232DiVA: diva2:1088000
Subject / course
Electronic- and Computer Systems
Educational program
Master of Science in Engineering - Electrical Engineering
Examiners
Available from: 2017-04-10 Created: 2017-04-10 Last updated: 2017-04-25Bibliographically approved

Open Access in DiVA

fulltext(1592 kB)42 downloads
File information
File name FULLTEXT01.pdfFile size 1592 kBChecksum SHA-512
5670486025d56ffa4033a439034d50a54c731730d72e1a56469337084e3a383bee8b8928de31092141c18a9bae27fe030bbd5cdbce3f5338bb9ddfa141f8ba14
Type fulltextMimetype application/pdf

By organisation
School of Information and Communication Technology (ICT)
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 42 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 44 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf