Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Adaptive TDC: Implementation and Evaluation of an FPGA
Linköping University, Department of Electrical Engineering, Computer Engineering.
2015 (English)Independent thesis Basic level (degree of Bachelor), 10,5 credits / 16 HE creditsStudent thesis
Abstract [en]

Time to digital converter (TDC) is a digital unit that measures the time interval between two events.This is useful to determine the characteristics and patterns of a signal or an event. In this thesis ahybrid TDC is presented consisting of a tapped delay line and a clock counter principle.

The TDC is used to measure the time between received data in a QKD application. If the measuredtime does not exceed a certain value then data had been sent without any interception. It is alsopossible to use TDCs in other fields such as laser-ranging and time-of-flight applications.

The TDC consists of two carry chains, an encoder, a FIFO and a counter for each channel, anAXI-module and a control unit to generate command signals to all channels that are implemented.The time is measured by sampling the signal that has propagated through the carry chain and from thissample encode the propagation length.

In this thesis a TDC is implemented that has a 10 ns dead time and a resolution below 28 psin a four channel mode. The propagation variation is approximately two percent of the total valueduring testing. For the implementation an FPGA-board with a Zynq XC7Z020 SoC is used withSystemVerilog that is a hardware describing language (HDL).

Place, publisher, year, edition, pages
2015. , p. 42
Keywords [en]
TDC, Carry-chain, FPGA, Zynq, Delay
National Category
Computer Systems
Identifiers
URN: urn:nbn:se:liu:diva-134424ISRN: LiTH-ISY-EX-ET-15/0428-SEOAI: oai:DiVA.org:liu-134424DiVA, id: diva2:1074964
Subject / course
Computer Engineering
Supervisors
Examiners
Available from: 2017-02-20 Created: 2017-02-16 Last updated: 2017-02-20Bibliographically approved

Open Access in DiVA

fulltext(340 kB)75 downloads
File information
File name FULLTEXT01.pdfFile size 340 kBChecksum SHA-512
b5a5ddc2084d0b16bce34c0880c6951f5aa5c374f03a74fdd21669c98ab59a331097353d79ac677f4fa13ffbea963f9833155e821bc17fcfd665401eaaa426c6
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Andersson Holmström, Simon
By organisation
Computer Engineering
Computer Systems

Search outside of DiVA

GoogleGoogle Scholar
Total: 75 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 781 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf