Change search
ReferencesLink to record
Permanent link

Direct link
Efficient instruction cache simulation and execution profiling with a threaded-code interpreter
Number of Authors: 1
1997 (English)Conference paper (Refereed)
Abstract [en]

We describe novel techniques used for efficient simulation of memory in SimICS, an instruction level simulator developed at SICS. The design has focused on efficiently supporting the simulation of multiprocessors, analyzing complex memory hierarchies and running large binaries with a mixture of system-level and user-level code. A software caching mechanism (the Simulator Translation Cache, STC) improves the performance of interpreted memory operaions by reducing the number of calls to complex memory simulation code. A lazy memory allocation scheme reduces the size of the simulator process. A well-defined internal interface to generic memory simulation simplifies user extensions. Leveraging on a flexible interpreter based on threaded code allows runtime selection of statistics gathering, memory profiling, and cache simulation with low overhead. The result is a memory simulation that supports a range of features for use in computer architecture research, program profiling, and debugging.

Place, publisher, year, edition, pages
1997, 4.
National Category
Computer and Information Science
URN: urn:nbn:se:ri:diva-22832OAI: diva2:1042397
Proceedings of 1997 Winter Simulation Conference
Available from: 2016-10-31 Created: 2016-10-31

Open Access in DiVA

fulltext(904 kB)4 downloads
File information
File name FULLTEXT01.psFile size 904 kBChecksum SHA-512
Type fulltextMimetype application/postscript

Computer and Information Science

Search outside of DiVA

GoogleGoogle Scholar
Total: 4 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 2 hits
ReferencesLink to record
Permanent link

Direct link