Innovative communication processors: A survey
Number of Authors: 1
1987 (English)Report (Refereed)
Some existing innovative processors for execution of multilayer protocols are surveyed in order to identify performance limits and processor architectural trade-offs. The survey is restricted to packet or message handling processors with dedicated software and/or hardware. The processors are compared with respect to; performance, i.e. throughput and delay, to available protocols, and to implementation trade-offs, i.e. modularity, service access point accessibility, interface to host machine, dependability, implementation language, buffer handling, and context switch with state information. Of special interest are processors for protocols designed according to the OSI-model. One conclusion is that the implementation of buffer handling and context switch is crucial for the performance. The surveyed processors are divided into two categories; switches for X.25/ARPANET and controllers for Local Area Networks. The switches are often designed as multiprocessor systems, optimizing throughput, while the controllers often are designed with dedicated processors and chips, optimizing not only for throughput, but also for delay and for off-loading the host.
Place, publisher, year, edition, pages
Kista, Sweden: Swedish Institute of Computer Science , 1987, 1. , 62 p.
SICS Research Report, ISSN 0283-3638 ; R87:03
Computer and Information Science
IdentifiersURN: urn:nbn:se:ri:diva-22217OAI: oai:DiVA.org:ri-22217DiVA: diva2:1041761
Oríginal report number R87003.2016-10-312016-10-31Bibliographically approved