Change search
ReferencesLink to record
Permanent link

Direct link
Moving the shared memory closer to the processors: DDM
Number of Authors: 3
1990 (English)Report (Refereed)
Abstract [en]

Multiprocessors with shared memory are considered more general and easier to program than message-passing machines. The scalability is, however, in favor of the latter. There are a number of proposals showing how the poor scalability of shared memory multiprocessors can be improved by the introduction of private caches attached to the processors. These caches are kept consistent with each other by cache-coherence protocols. In this paper we introduce a new class of architectures called Cache Only Memory Architectures (COMA). These architectures provide the programming paradigm of the shared-memory architectures, but are believed to be more scal- able. COMAs have no physically shared memory; instead, the caches attached to the processors contain all the memory in the system, and their size is therefore large. A datum is allowed to be in any or many of the caches, and will automatically be moved to where it is needed by a cache-coherence protocol, which also ensures that the last copy of a datum is never lost. The location of a datum in the machine is completely decoupled from its address. We also introduce one example of COMA: the Data Diffusion Machine (DDM). The DDM is based on a hierarchical network structure, with processor/memory pairs at its tips. Remote accesses generally cause only a limited amount of traffic over a limited part of the machine. The architecture is scalable in that there can be any number of levels in the hierarchy, and that the root bus of the hierarchy can be implemented by several buses, increasing the bandwidth.

Place, publisher, year, edition, pages
Kista, Sweden: Swedish Institute of Computer Science , 1990, 1. , 24 p.
Series
SICS Research Report, ISSN 0283-3638 ; R90:17B
Keyword [en]
Multiprocessor, hierarchical architecture, hierarchical buses, multilevel cache, shared memory, split-transaction bus, cache coherence
National Category
Computer and Information Science
Identifiers
URN: urn:nbn:se:ri:diva-21344OAI: oai:DiVA.org:ri-21344DiVA: diva2:1041378
Note
Original report number R90017B (which replaced report R90017).Available from: 2016-10-31 Created: 2016-10-31

Open Access in DiVA

fulltext(258 kB)3 downloads
File information
File name FULLTEXT01.pdfFile size 258 kBChecksum SHA-512
aa3b6b2c880787813e244f73de7c94a7fbd34951e0dbb1630234fe84e3b86028ae5193efdbd602b75dc15f7b2f344eca079b98f7f0f1d4a5c83b6ac221729b77
Type fulltextMimetype application/pdf

Computer and Information Science

Search outside of DiVA

GoogleGoogle Scholar
Total: 3 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

ReferencesLink to record
Permanent link

Direct link