Change search
ReferencesLink to record
Permanent link

Direct link
Efficient memory simulation in SimICS
Number of Authors: 2
1995 (English)Conference paper (Refereed)
Abstract [en]

We describe novel techniques used for efficient simulation of memory in SimICS, an instruction level simulator developed at SICS. The design has focused on efficiently supporting the simulation of multiprocess, analyzing complex memory hierarchies and running large binaries with a mixture of system-level and user-level code. A software caching mechanism (the Simulator Translation Cache, STC) improves the performance of interpreted memory operations by reducing the number of calls to complex memory simulation code. Major data structures are allocated lazily to reduce the size of the simulator process. A well-defined internal interface to generic memory simulation simplifies user extensions. Leveraging on a flexible interpreter based on threaded code allows runtime selection of statistics gathering, memory profiling, and cache simulation with low overhead. The result is a memory simulation scheme that supports a range of features for use in computer architecture research, program profiling, and debugging.

Place, publisher, year, edition, pages
1995, 4.
National Category
Computer and Information Science
URN: urn:nbn:se:ri:diva-15040OAI: diva2:1036334
Proceedings of the 28th Annual Simulation Symposium
Available from: 2016-10-13 Created: 2016-10-13

Open Access in DiVA

fulltext(296 kB)0 downloads
File information
File name FULLTEXT01.psFile size 296 kBChecksum SHA-512
Type fulltextMimetype application/postscript

Computer and Information Science

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

ReferencesLink to record
Permanent link

Direct link